Share Email Print
cover

Proceedings Paper

On-chip digital noise reduction for integrated CMOS cameras
Author(s): Markus Rullmann; Jens-Uwe Schluessler; Rene Schueffny
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

We propose an on-line noise reduction system especially designed for noisy CMOS image sensors. Image sequences from CMOS sensors in general are corrupted by two types of noise, temporal noise and fixed pattern noise (FPN). It is shown how the FPN component can be estimated from a sequence. We studied the theoretical performance of two different approaches called direct and indirect FPN estimation. We show that indirect estimation gives superior performance, both theoretically and by simulations. The FPN estimates can be used to improve the image quality by compensating it. We assess the quality of the estimates by the achievable SNR gains. Using those results a dedicated filtering scheme has been designed to accomplish both temporal noise reduction and FPN correction by applying a single noise filter. It allows signal gains of up to 12dB and provides a high visual quality of the results. We further analyzed and optimized the memory size and bandwidth requirements of our scheme and conclude that it is possible to implement it in hardware. The required memory size is 288kByte and the memory access rate is 70MHz. Our algorithm allows the integration of noisy CMOS sensors with digital noise reduction and other circuitry on a system-on-chip solution.

Paper Details

Date Published: 23 June 2003
PDF: 10 pages
Proc. SPIE 5150, Visual Communications and Image Processing 2003, (23 June 2003); doi: 10.1117/12.502849
Show Author Affiliations
Markus Rullmann, Technische Univ. Dresden (Germany)
Jens-Uwe Schluessler, Technische Univ. Dresden (Germany)
Rene Schueffny, Technische Univ. Dresden (Germany)


Published in SPIE Proceedings Vol. 5150:
Visual Communications and Image Processing 2003
Touradj Ebrahimi; Thomas Sikora, Editor(s)

© SPIE. Terms of Use
Back to Top