Ushasree Katakamsetty

SMTS at GLOBALFOUNDRIES Singapore
SPIE Leadership: Retrieving Data, please wait...
SPIE Involvement: Retrieving Data, please wait...
Area of Expertise: Place and Route, Design for Manufacturing (DFM), Fill, Static Timing Analysis, CMP, DRC
Contact Details:
Sign In to send a private message or view contact details

Profile Summary

Broad experience in various aspects of physical place & route, low power, design rule development, physical verification, DFM, test chip design and semiconductor process development

Specialties:
. Physical Place & Route with low power features, RTL-GDS flow
. Hands on experience on all major EDA tools used for VLSI chip design
. PEX, Static timing analysis and Physical verification DRC & LVS
. DFM Rule based and Model based up to the advanced process nodes of 14nm
. Testchip design, layout, testing methodology, metrology data collection and analysis
. CMP modeling, Fill synthesis, Manufacturability weak points analysis and fixing

Upcoming Presentations

Most Recent | Show All
Retrieving Data, please wait...

Publications

Most Recent | Show All
Retrieving Data, please wait...

Current Conference Committee Involvement

Most Recent | Show All
Retrieving Data, please wait...

Course Instructor

Most Recent | Show All
Retrieving Data, please wait...