• Advanced Lithography
  • Event Highlights
  • Conferences
  • Courses
  • Exhibition
  • Sponsors
  • Travel to San Jose
  • Proceedings
  • Incident Reporting
  • SPIE Event Policies
  • For Authors and Presenters
  • For Chairs and Committees
  • For Exhibitors
  • Become a Sponsor
Print Page
Email Page
SPIE Advanced Lithography
25 - 26 Feb 2020
San Jose, CA, United States

Sage Design Automation, Inc.



BOOTH NUMBER: 103

View Floor Plan

Address
Sage Design Automation, Inc.
2075 de La Cruz Blvd Ste 105
Santa Clara, CA
United States
95050-3035
Company Description
Featured Product: SLiC: Standardcell Library Compiler. A complete cell library from netlist to layout in 1 day.

Sage-DA provides new solutions for agile technology path-finding and Design-Technology Co-Optimization. Sage tools enable an order of magnitude faster DTCO cycles and the ability to explore many more combinations of process assumptions and design constraints for thorough analysis of their interactions and PPAC trade-offs. Sage tools include logic cell library compiler, design rule editor, instant DRC, design rule impact analysis and test layout generation for validation of DRC runsets.
Announcements
20 February 2020
SLiC: Standardcell Library Compiler
In advanced technology nodes below 10nm, Design and Process Technology development have become increasingly intertwined. The abundance of potential choices between different materials, different patterning options, different device structures and different library architectures, makes it impossible to estimate or quantify their impact on design capabilities and performance. Effective DTCO today requires a feedback loop and negotiations between technology and design, and the assessment loop encompasses the entire flow: from technology capabilities and limitations, to logic cells, to placement and routing and analysis at the block level, and back.
The DTCO flow must be quick and streamlined to evaluate multiple technology and architecture choices in a reasonable time. While most of the steps (e.g. synthesis, P&R) are automated, creating the library for each choice has been the bottleneck of this flow until recently. This critical gap has now been filled by SLiC (Standard-cell Library Compiler), a new tool that solves this problem by automating library creation and cutting the library physical design time from months to less than a day. SLiC has proven extremely efficient, creating libraries very quickly with optimal results that are as good and sometimes better than handcrafted. SLiC was designed from the ground up for new and advanced technologies. Its inherent versatility accommodates novel devices and logic design concepts including LGAA, CFETs and even more exotic 3D structures and cell architectures. SLiC has already been used and proven in both DTCO and production flows for 7nm, 5nm, 4nm technologies and 3nm pathfinding DTCO work.

Browse Defense, Security, and Sensing 2011 papers


Receive email updates about SPIE Advanced Lithography