

PHOTOMASK

BACUS—The international technical group of SPIE dedicated to the advancement of photomask technology.

1st Place Best Paper Award - PM12

Future Mask Writers Requirements for the Sub 10 nm Node Era

Mahesh Chandramouli, Frank Abboud, Nathan Wilcox, Andrew Sowers, and Damon Cole, Intel Corporation, 2200 Mission College Blvd, Santa Clara, 95054

Abstract

Mask patterning capability continues to be a key enabler for wafer patterning. Mask writer performance is critical to meet reticle resolution, critical dimension uniformity, registration, and throughput requirements. Technology trends indicate that mask requirements will require higher dose resists with more complex designs producing write time growth that significantly exceeds Moore's law estimates. Sub 10 nm technology node requirements may exceed what is practically or economically achievable using conventional single beam writers. This is driving the need to explore alternative e-beam mask writer architectures for future nodes.

Several equipment suppliers are proposing new architectures for mask patterning. These approaches share the characteristic of some level of parallelism to solve the throughput challenge caused by increasing mask pattern complexity. Although parallelism is a proven approach in laser mask writers, it has not been integrated into an e-beam platform. All of the approaches for multibeam e-beam architectures have unique technical difficulties. In some cases, suppliers have produced proof of concept results to demonstrate the feasibility of their approach and address key technical risks. Although these results are encouraging, it is clear that they need more time and industry assistance to produce a commercially worthy mask writer.

Continues on page 3.




Figure 1. Write time trends of 10keV MEBES raster Gaussian beam mask writer. For a given write node, write time increases by $1/(W\Delta U)^2$. Supplier developed new write modes, MPP/MPG which operated on 2x/4x of the pattern grid allowing the platform to be extended to support the 130 nm node.

SPMS

N • E • W • S

NOVEMBER 2012
VOLUME 28, ISSUE 11

TAKE A LOOK INSIDE:

INDUSTRY BRIEFS

—see page 9

CALENDAR

For a list of meetings

—see page 10



EDITORIAL

Will EUV mask defectivity be a deciding factor in the insertion of EUV lithography?

Abbas Rastegar, SEMATECH Fellow

In the past 10 years that I have been involved in EUV defectivity and the International EUVL Symposium steering committee, EUV mask defectivity has always been among the top three issues that need to be resolved for the successful implementation of EUV. While the main defectivity challenges reside in the blank and substrate, this defectivity has improved dramatically during the last decade, thanks to the continuous work of blank suppliers and SEMATECH, who have built the infrastructure, tools, and fundamental understanding of the defectivity challenges inherent in EUV. Nevertheless, many defectivity roadblocks still remain. Most of the initial infrastructure and tools developed by SEMATECH for EUV mask blanks was aimed at the 45 nm HP with extendibility to the 30 nm HP node. Today, we are discussing the insertion of EUV at the 11 nm HP node for memory applications with sub-10 nm HP targeted for other applications. Yet there are still no substrate-specific inspection tools and none are planned to be developed. We have put our trust in either actinic blank inspection tools currently being developed by Lasertec for the 16 nm HP or in some multilayer deposition tricks to enlarge (i.e., decorate) substrate defects to enhance substrate defect inspection capability, which is required to drive substrate development. Although useful for inspection of EUV mask blanks, neither of these techniques is adequate or fast enough to be used to develop key processes such as substrate CMP and cleaning, which are major contributors to substrate defectivity.

The question of who should own blank defectivity—blank suppliers or end users' consortia—is still an open one. The answer is not technical but economic. Who should invest in building the tools and infrastructure needed to improve EUV blank defectivity? In my opinion, substrate defectivity can be drastically reduced if blank suppliers are able to detect substrate defects and therefore modify their existing CMP tools and processes as well as the final cleaning processes. Current substrate CMP tools are designed for the best surface quality, but not for low defectivity; moreover, they are not as mature and controllable as wafer CMP tools. Again, the solution lies in investing in developing the proper tool and processes.

For clean tools, both the removal of sub-16 nm soft and hard defects and the extreme cleanliness of the tool, process, chemicals, and ultra-pure water are required capabilities. Again, investment in the development of new tools and technologies is critical.

Multilayer deposition tools and process are another source of defectivity in EUV mask blanks. Current multilayer deposition processes are slightly different from those initially developed by Lawrence Livermore national lab more than a decade ago. In fact, all existing ion beam deposition tools at SEMATECH and blank suppliers' sites were designed by Veeco for the 45 nm HP node. Consequently, SEMATECH and mask blank suppliers have focused their studies on reducing deposition-induced mask blank defects. As our learning about defectivity from ion beam deposition has improved, we have been able to modify existing tools to mitigate defects from the deposition process; however, there is not yet an overall design for a deposition tool for the 16 nm HP node. Many deposition-added defects come from handling, the chamber shield, and the targets, allowing them to be reduced by proper design. But again who should bear the cost of developing new multilayer deposition tools and is there enough market to attract tool suppliers to commit to building a new tool?

By improving mask defect repair and simulation techniques, the question of whether we can build a defect-free EUV blank has transformed into how many blank defects we can live with. This past year, mask shops using aerial imaging simulations have demonstrated that both e-beam and AFM-based mask repair tools can successfully repair multilayer defects on blank. Mask shops can therefore probably live with a handful of blank defects, relieving the burden on blank suppliers.

(continues on page 9)

BACUS
N • E • W • S

BACUS News is published monthly by SPIE for BACUS, the international technical group of SPIE dedicated to the advancement of photomask technology.

Managing Editor/Graphics Linda DeLano

Advertising Lara Miles

BACUS Technical Group Manager Pat Wight

■ 2012 BACUS Steering Committee ■

President

Wolfgang Staud, *Applied Materials, Inc.*

Vice-President

John Whitley, *KLA-Tencor MIE Div.*

Secretary

Artur Balasinski, *Cypress Semiconductor Corp.*

Newsletter Editor

Artur Balasinski, *Cypress Semiconductor Corp.*

2013 Annual Photomask Conference Chairs

Thomas B. Faure, *IBM Corp.*

Paul W. Ackmann, *GLOBALFOUNDRIES Inc.*

International Chair

Naoya Hayashi, *Dai Nippon Printing Co., Ltd.*

Education Chair

Artur Balasinski, *Cypress Semiconductor Corp.*

Members at Large

Frank E. Abboud, *Intel Corp.*

Michael D. Archuletta, *RAVE LLC*

Uwe Behringer, *UBC Microelectronics*

Peter D. Buck, *Toppa Photomasks, Inc.*

Brian Cha, *Samsung*

Kevin Cummings, *ASML US, Inc.*

Glenn R. Dickey, *Shin-Etsu MicroSi, Inc.*

Thomas B. Faure, *IBM Corp.*

Brian J. Grenon, *Grenon Consulting*

Jon Haines, *Micron Technology Inc.*

Mark T. Jee, *HOYA Corp., USA*

Bryan S. Kasprovicz, *Photronics, Inc.*

Oliver Kienzle, *Carl Zeiss SMS GmbH*

Wilhelm Maurer, *Infineon Technologies AG*

M. Warren Montgomery, *The College of Nanoscale Science and Engineering (CNSE)*

Abbas Rastegar, *SEMATECH North*

Emmanuel Rausa, *Plasma-Therm LLC.*

Douglas J. Resnick, *Molecular Imprints, Inc.*

Steffen F. Schulze, *Mentor Graphics Corp.*

Jacek K. Tyminski, *Nikon Precision Inc.*

Larry S. Zurbrick, *Agilent Technologies, Inc.*

SPIE

P.O. Box 10, Bellingham, WA 98227-0010 USA

Tel: +1 360 676 3290

Fax: +1 360 647 1445

SPIE.org

help@spie.org

©2012

All rights reserved.

1. Introduction

Historically single beam mask writer architectures developed in the 1970's (both raster Gaussian beam and VSB or variable shaped beam) were commercialized and met industry needs for the past 40 years. Continuous innovation by the writer suppliers extended the architecture node to node. They enabled the industry to meet the mask requirements keeping up with Moore's Law.

The industry has already experienced one landscape change. The 10keV MEBES raster architecture produced by ETEC/AMAT dominated the industry through the 130 nm node. This platform was supplanted by the 50keV Variable Shaped Beam (VSB) architecture starting at 130nm. The 10keV raster architecture was no longer extendable failing to meet resolution requirements and suffered from longer write times, as shown in figure 1. A simple equation describing MEBES raster tools write time is given by the following¹:

$$(1) WT \sim \frac{\text{Pixels}}{\text{PDR}} * \text{Rep} * \text{PC} + \text{OH} = \frac{\text{Area} / \text{WAU}^2}{\text{PDR}} * \text{REP} * \text{PC} + \text{OH}(\text{PDR}, \text{Area}, \text{WAU}, \text{PC}, \text{Rep})$$

PDR=Pixel delivery rate, WAU = writing address unit, REP=repeat, PC= pass count, OH= overhead

The write time increase was consequence of Moore's law. Finer resolution required reducing the address unit with which the patterns were drawn on node to node. Due to the coarse pixel size (10-250 nm) of the MEBES, the writing grid had to be commensurate with the pattern address to avoid snapping errors impacting CDU and registration. As seen in figure 1, the pattern address shrink trend caused the writing address to also shrink resulting in longer write time by a factor of ~ 1/WAU² (WAU=writing address unit). Additionally tighter resolution and CDU requirements forced a switch from a 2 μC/cm² PBS resist to 10-20 μC/cm² resists which required more repeats and/or pass count depending on write mode.

In order to counteract this, the writer supplier, ETEC/AMAT developed new gray scale² writing strategies. These strategies utilized multiple offset passes with writing grids which were 2x (MPP) or 4x (MPG) coarser than the pattern (input) address. The edge placement resolution is equivalent to the input address but at faster throughput (TPT). The multiple passes also allowed for higher dose without any TPT hit since number of repeats can be reduced. This enabled the platform to meet industry needs for a couple of nodes, however eventually this strategy was no longer extendable without significant changes to the raster architecture which were not implemented in time to meet industry needs.

The competing 50 keV vector shape beam tools had superior resolution primarily due to their higher accelerating voltage and offered faster write times due to the writing strategy differences. The 50keV write time can be modeled as a follows³:

$$(2) WT = \max \left(N \times \left(\frac{D}{J} + \text{PC} * t_s \right) + t_0, t_{BG}(N, \text{PC}, \dots) \right)$$

N = number of shots, D = resist dose, J = current density, PC = pass count, t_s = settling time, t₀ = overhead time, t_{BG} = datapath background process time


The equation predicts that higher shot counts and pass counts result in longer write times while shorter settling times and higher beam current will reduce write times⁴. Note

that there is no address unit dependence; VSB tools have a fixed small address unit resolution (0.1nm for latest tools) for shot size and placement. The small address unit of this platform allows it to absorb most grid snapping errors during fracturing to less than the minimum data grid of 0.1nm. At the 130 nm node, the performance advantages of VSB were sufficient to overcome the change cost barriers that had previously prevented the industry from migrating away from the raster beam approach. The VSB architecture has also proven to be very extendable⁵ and is projected to be able to meet industry requirements up to the 10 nm node. Our projections are the single beam VSB architecture may not be easily extendable (meeting resolution with adequate TPT) past the 7nm logic node. The primary factor challenging VSB extendibility is the inability to meet lithographic capability requirements with reasonable write time.

The write time issue drives cost in terms of the number of tools needed as well as the impact of yield losses attributed to the writer. As an example, assuming a failure rate of 1 event per week, an average write time of 24 hrs results in a yield loss of 14% compared to 3.5% for a 6 hour write time. Tool reliability also needs to scale with write time in order to maintain yield. As will beshown, the primary drivers for longer write times are shot count growth and higher required dose, both of which are a result of the extension of Moore's Law.

2. Beam Blur Trends

The ITRS roadmap⁶ indicates that mask feature size will continue to shrink. The need to pattern smaller features impacts several fundamental tool parameters and design choices. As shown in the following equation, MFS (minimum feature size) capability scales with the total process blur which has both beam and process components⁷. In order to reduce MFS, the total blur needs to be reduced. The beam component can be broken into two components as shown in the equation (4). The first term summarizes the effect of standard optic aberrations (chromatic, spherical, etc..) on the beam blur. Tool suppliers need to ensure that column design and manufacturing tolerances are optimized to minimize these error sources⁸. The second term (coulomb



term) is unique to charged particle optics⁹. For a telecentric optical system as shown in figure 2, Dr. H. Pfeiffer has published equation (5) as an estimate of coulomb blur¹⁰.

$$(3) \quad MFS \sim \frac{2.4}{\sqrt{2}} \sqrt{\sigma_{beam}^2 + \sigma_{beam}^2}$$

$$(4) \quad \sigma_{beam}^2 = \sqrt{\sigma_{optical\ aberrations}^2 + \sigma_{coulomb}^2}$$

$$(5) \quad \sigma_{blur} = \frac{I^{5/6} \cdot L^{5/4} \cdot M}{\alpha^{3/5} \cdot r^{1/2} \cdot U^{1/2}} \quad \text{where } I_{max\ vsb} = J \cdot A_{max\ shot}$$

I = beam current, L ~ optical column length, M=magnification, α=convergence angle, r ~object size, U = acceleration voltage, J = current density, A_{max shot}=area of largest VSB shot




Figure 3. Dose profile at the edge approximated as a triangular prism. W is proportional to the process blur. For a given edge length L , the total number of electrons (N_{edge}) at the edge is depends on the dose (D) and W .




Figure 4. Impact of OPC complexity on shot count.

All of the parameters need to be optimized to minimize blur, however for this discussion, beam current needs further elucidation since it impacts TPT. For a VSB system $I_{max} = J \cdot A_{max\ shot}$. In order to minimize I , J needs to be consistent with the maximum shot size. It is possible to achieve higher J by reducing the maximum shot size thus keeping blur constant, however this will increase shot count impacting TPT. As will be discussed in the following section, the trend is to use higher exposure doses, driving the need for higher J .

3. Dose Trends

Traditionally, shot noise considerations have been used to explain the need for higher dose. Note that the arguments presented here are rudimentary, however the general trends agree with the more sophisticated treatments in the literature.^{11,12,13} The underlying assumption is image quality is dependent on the number of electrons used to expose the feature. For example, for a contact of area A , the number of electrons deposited, $N = D \cdot A$ (where D is dose and $A =$ area of contact). From contact to contact, shot noise results in the N varying $\sim 1/\sqrt{N}$. The signal to noise ratio (SNR) is given by $N/\sqrt{N} = \sqrt{N}$. Since $N = D \cdot A$, SNR gets worse with smaller MFS. Moore's law results in the contact area decreasing by 0.5 per node so the dose needs to increase 2x per node to maintain SNR from node to node, using this argument.

Another model focuses on shot noise effects at the fea-




Figure 5. Shot count growth projections. Forecast is 2x increase per node.

ture edge. Edge placement variations at the feature edges are more important than variations in the bulk feature. As shown in figure 3, the number of electrons at the feature edges is proportional to the total process blur. The SNR at the edge is proportional to $\sqrt{N_{edge}}$, where N_{edge} is the total number of electrons at the edge. For improved resolution, the process blur needs to be reduced. This results in W decreasing as well requiring higher dose to keep N_{edge} constant. In practice, our observation is that dose is increasing approximately 1.4x per node¹⁴.

4. Shot Count Growth

Moore's law predicts that the number of transistors doubles every node requiring a feature size shrink factor of 0.7. As seen in figure 4, the impact to mask complexity depends on the type of features required to pattern the silicon layer. For a 2D pattern, if the OPC segment length shrinks by 0.7, the number of figures defining a unit cell or motif remains the same. The doubling node over node should result in a 2x increase in the number of features. For some layers, more aggressive OPC such as faster scaling of the segment length or addition of assist features has lead to shot count growth more than 2x. For layers employing 1D layouts (i.e. lines and spaces), the expectations are that the figure count scales by 1.4x. Our observation (see figure 5) is that the overall shot count does increase by $\sim 2x$. Some layers show no or modest increase while others grow significantly more than 2x. Note that this trend is consistent with the 2.4x increasing trend reported by Spence et al. in 2006, which covered up to the 65nm node¹⁵. As seen in equation




Figure 6. (a) Comparison of VSB write time versus shot count of current generation tools versus previous generations. Current generation tools are 5x faster at the same resist dose. (b) Despite TPT improvements, node over node write time has continued to increase.




Figure 7. There are many options to use parallelism to increase the pixel delivery rate. As shown in the table, the approaches can be broken into multicolumn, multipixel or multicolumn-multipixel.

2, shot count growth can be compensated by decreasing settling times and increasing beam current.

5. Moore's Law Impact to VSB


In the previous sections, it was established that the need to reduce blur appears to be resulting in a dose increase of 1.4x per node. Additionally the shot count growth is following a 2x increase node to node. As seen in equation (2), the suppliers have to reduce t_s (settling time) and increase J (beam current) to maintain TPT¹⁶. Note the ability to increase J is limited by requirement to reduce blur as indicated by equation (5). Also the need to minimize the maximum shot size will result in additional shots.

The effectiveness of the supplier efforts to counteract factors leading to longer write time can be judged by the graphs shown in figure 6a and b. As seen in figure 6a, our assessment is that the latest generation tools are ~ 5x faster than the previous platforms. The 5x improvement needed to cover three technology nodes. The suppliers increased

source brightness, reduced settling times and increased data path bandwidth. Despite the improvement, our experience is that the average write time has been increasing relative to the 45 node, as seen in figure 6b. In addition, an increasing fraction of the layers have write times > 24 hrs. Without additional improvements to the architecture, the average write is projected to increase > 2x by the 10 nm node. It is clear that further improvements will be needed to counteract the factors increasing write time.

6. VSB Extension Options

Recently, several suppliers have proposed applying overlapping exposures to VSB^{17,18,19}. In these approaches, shot edges do not precisely align with the input data edges. Taking advantage of the inherent process blur, these approaches result in contours matching what is produced by normal fracture. They are reminiscent of the development of gray scale overlapping spot writing modes which were successfully used to extend the MEBES raster architecture.



Micronic Sigma SLM architecture

ETEC Alta Architecture

Figure 8. comparison between the highly parallel multibeam laser mask writing systems. Parallelism is achieved by patterning multiple pixels at a time (multipixel approach).

The promise of these evolutionary approaches is equivalent lithography with fewer shots and thus shorter write times.

For curvilinear ILT patterns, significant reductions in shot count and write time have been reported.²⁰ For these types of patterns, these approaches can reduce the unreasonably long write time (>>24hrs) to something comparable to conventional non ILT patterns. The suppliers also indicate that the shot count reduction opportunities are layout dependent. Smaller improvements are seen for conventional non ILT type patterns. It does not appear that these techniques alone can extend single beam VSB. The industry needs to consider the need to develop a revolutionary mask writer architecture which can meet the mask lithography requirement with reasonable write time.

7. Highly Parallel (Mask) Writer Architecture

Our assessment is that beam blur needs to be less than 5 nm. Additionally, the writer needs support a dose increase of 1.4x per node and a 2x increase in data volume per node with reasonable write time. Several companies are proposing new writer architectures for mask and direct write application. All the approaches are highly parallel to increase the pixel or data delivery rate. As illustrated in figure 7, there are several approaches to parallelism.

These approaches can be broadly categorized as multicolumn, multipixel and multicolumn - multipixels. In order to gain perspective on the merits and technical challenges of these approaches, it is useful to look at the laser mask writer landscape where two successful highly parallel multibeam approaches have been in production. Both the Micronic²¹ and ALTA²² systems are similar in that they employ a single source, single stage and single optical column. The multiplicity and parallelism is provided by the imaging elements as seen in figure 8.

The Micronic platform uses an SLM (spatial light modulator) to form 1 million pixels simultaneously patterning a 162x32um area. In the ALTA case, a single laser beam is

split in 32 distinct beams each of which can be individually modulated and simultaneously expose the mask. These architectures demonstrate that key issues related to multiple pixels are solvable as seen in table 1. Specifically, the suppliers have shown that multipixel elements can be manufactured, calibrated and maintained in a production environment.

An architectural comparison of the current ebeam efforts is shown in table 2. The last row of table 2 attempts to categorize each approach into one of the three basic types defined in table 1. A brief description of each architecture is provided in the subsequent section.

The one low voltage approach, Mapper²³, uses a broad source which is broken up by a MEMS aperture array into 13000 individual beams. Each beam goes through individual MEMS projection optics which focus, blank, and raster the beam; hence this is categorized as a multicolumn system. The low keV was partially chosen since less dose is required to expose the resist at lower ebeam energies.

The KLA-REBL²⁴ direct write proposal is to use multipixel and multicolumn. Each individual column is multipixel which is achieved by using a 1M-4M pixel element digital pattern generator (DPG). The DPG allows each pixel to be turned on or off enabling simultaneous patterning of a large area.

The IMS²⁵ approach uses a broad source which illuminates a programmable MEMS aperture array system (APS). The APS forms 262144 beams which can be individually blanked. The apertures form 20nm square beams, or shots, on the mask and the dwell time of each beam can be adjusted to vary the dose. The patterns are defined by multiple passes by different beams. This approach appears to be insensitive to a single dead pixel since a single beam only imparts a fraction of the dose at any given edge.

The Vistec²⁶ system uses a single column with a multipixel approach based on VSB. Parallelism is achieved by employing a MEMS microdeflector array which simultane-

Table 1. Summary of key technical challenges and status for laser mask writers.

	Micronic Sigma	AMAT Alta
Large Field Calibration	+ OK	+ OK
Pixel/Beam Calibration OK?	+ 1M SLM pixels w/64 gray levels in reasonable time	+ 32 Beams w/16 gray levels in reasonable time
Defective Pixels/Beam	+ Some Dead Pixels OK + Pixel reliability OK	- All beams have to work + beam reliability OK
Edge Placement resolution	+ Fixed grid (1.25 nm) OK for application space	+ Fixed grid (2 nm) okay for application space
OPC feature resolution	+ OK for application space	+ OK for application space

Table 2: Comparison of current multibeam efforts using available published information.

	Mapper	KT-REBL	Vistec	IMS	Advantest	MBC
keV	5kV	50kV	50kV	50kV	50kV	5-50kV
# of Columns	1 condenser 13K projection	4	1	1	8	88
# imaging elements	13000 micro columns	1M pixels	64 VSB micro shapes	256K square beams	Cell/VSB shapes per column	1 per column
Key Parallelism Technology	13K MEMS projection column	DPG to form 1M pixels per column and multi column	MEMS VSB/CP imaging	MEMS APS	Multiple columns and stage, cell projection	Mini columns
# of Beams (Plan)	637k	4M+	64	256k	8	88
Write Mode	Raster	Raster	Vector	Raster	Vector	adaptable
Template	Multicolumn	Multicolumn & Multipixel	Multipixel	Multipixel	Multicolumn & Multipixel	tbd

ously forms 64 small VSB shots. Each of the shapes needs to be individually calibrated much like a conventional VSB system. In some ways it is an extension of current VSB patterning

The other two candidates Advantest²⁷ and Multibeam⁸ also use a strategy employing multiple columns on a single stage. The multicolumn approach requires good matching and alignment of the columns relative to each other to maintain CD and registration control and introduces column to column matching and stitching concerns. Additionally, it should be noted that the Advantest writing strategy is fundamentally a VSB approach since their proposal is to use cell projection to pattern large areas in conjunction with ability to switch to conventionally VSB printing for features which cannot be patterned using the existing cell library.

The multibeam suppliers have come up with a variety of novel approaches in order to achieve parallelism and offer lithography at reasonable write times. The Vistec and IMS approaches follow the laser mask writer template: single source, single stage, and single column but with a multipixel imaging system. Some of the suppliers have built proof of concept or pre-alpha tools to demonstrate key elements

of their technology including pixel calibration, large area calibration and ability to handle defective pixels. Many have shown encouraging lithography results; however none have demonstrated the capability to meet all of the required photomask specifications. All are several years away from manufacturing a production worthy mask writer.

8. Summary

The VSB architecture has supported the industry for almost two decades. Despite continuous improvements by the suppliers to improve write speed, higher shot counts and higher dose requirements have been leading to write time increases since the 45 nm node. Recent evolutionary innovations in writing strategies such as overlapping shots have potential to reduce the shot count; however the reductions are layout dependant and will only delay the write time increase trend. Several suppliers are proposing revolutionary new mask writing architectures to meet future requirements. The common theme in their approach is parallelism. Each of the approaches has unique technical challenges. It is clear that suppliers will need industry assistance to progress further. Our recommendation is that we continue to drive the existing VSB suppliers to make evolutionary improvements

and in parallel support development of a new revolutionary highly parallel mask writing architecture. Industry collaboration is required to focus efforts and ensure a solution is in place to meet industry needs.

9. References

1. Jan M. Chabala et. al., "Extension of graybeam writing for the 130-nm technology node", **Proc. SPIE 3873**, 19th Annual Symposium on Photomask Technology, 36 (December 30, 1999).
2. F. E. Abboud, et. al., "100-nm OPC mask patterning using raster-scan 50 kV pattern generation technology," 21st Annual BACUS Symposium on Photomask Technology, **Proc. SPIE vol. 4562** (2002); **Proc. of SPIE Vol. 8522** 85221K-9.
3. Jun Yashima et. al., "Electron-beam mask writer EBM-6000 for 45 nm HP node", **Proc. SPIE 6607**, Photomask and Next-Generation Lithography Mask Technology XIV, 660703.
4. A. Sowers et. al., "Variable shaped beam writing throughput at the 45nm node and beyond", **Proc. SPIE 6349**, Photomask Technology 2006, 63490V (October 20, 2006).
5. Nathan Wilcox et. al., "Electron beam lithography time dependent dose correction for reticle CD uniformity enhancement", **Proc. SPIE 6283**, Photomask and Next-Generation Lithography Mask Technology XIII, 628307 (May 20, 2006).
6. http://www.itrs.net/links/2011ITRS/2011Tables/Litho_2011Tables.xlsx
7. Wen-Hao Cheng et. al., "Fundamental limit of ebeam lithography", **Proc. SPIE 6607**, Photomask and Next-Generation Lithography Mask Technology XIV, 660724 (May 14, 2007)
8. Enden D. Liu et. al., "Analysis of multibeam's scalable column for complementary e-beam lithography (CEBL)", **Proc. SPIE 8323**, Alternative Lithographic Technologies IV, 83231X (March 1, 2012).
9. Tim Groves, J. Vac. Sci. Techno., Vol 19, No. 4, November/December 1991.
10. Hans C. Pfeiffer, "New prospects for electron beams as tools for semiconductor lithography", **Proc. SPIE 7378**, Scanning Microscopy 2009, 737802 (May 22, 2009).
11. Gregg M. Gallatin, "Resist blur and line edge roughness (Invited Paper)", **Proc. SPIE 5754**, Optical Microlithography XVIII, 38 (May 12, 2005).
12. P. Kruit et. al., "Optimum dose for shot noise limited CD uniformity in electron-beam lithography", **J. Vac. Sci. Techno. B.,22 (6)**, Nov/Dec 2004.
13. P. Kruit et. al., "Predicted effect of shot noise on contact hole dimension in e-beam Lithography", **J. Vac. Sci. Techno. B.,24 (6)**, Nov/Dec 2006.
14. A. Jamieson et. al., "Advanced electron beam resist requirements and challenges", **Proc. SPIE 8166**, Photomask Technology 2011, 816616 (October 13, 2011).
15. C. Spence et. al., "Mask data volume: historical perspective and future requirements", **Proc. SPIE 6281**, 22nd European Mask and Lithography Conference, 62810H (June 21, 2006).
16. S. Yoshitake et. al., "EBM-8000: EB mask writer for product mask fabrication of 22nm half-pitch generation and beyond", **Proc. SPIE 8166**, Photomask Technology 2011, 81661D.
17. G. Soon Chua et. al., "Optimization of mask shot count using MB-MDP and lithography simulation", **Proc. SPIE 8166**, Photomask Technology 2011, 816632 (October 13, 2011).
18. S. F. Schulze et al., "Mask write time reduction: deployment of advanced approaches and their impact on established work models", **Proc. SPIE 8352**, 28th European Mask and Lithography Conference, 83520J (April 16, 2012).
19. Harold R. Zable et. al., "Writing wavy metal 1 shapes on 22-nm logic wafers with less shot count", **Proc. SPIE 7748**, Photomask and Next-Generation Lithography Mask Technology XVII, 77480X (May 26, 2010).
20. Aki Fujimura et. al., "Improvement of mask write time for curvilinear assist features at 22nm", **Proc. SPIE 7823**, Photomask Technology 2010, 782307 (September 24, 2010).
21. H. Martinsson et. al., "Transparent corner enhancement scheme for a DUV pattern generator", **Proc. SPIE 5130**, Photomask and Next-Generation Lithography Mask Technology X, 297 (August 26, 2003).
22. P. Allen et. al., "Next-generation DUV ALTA mask patterning capabilities", **Proc. SPIE 5567**, 24th Annual BACUS Symposium on Photomask Technology, 279 (December 6, 2004).
23. C. van den Berg et. al., "Scanning exposures with a MAPPER multibeam system", **Proc. SPIE 7970**, Alternative Lithographic Technologies III, 79700D (April 01, 2011).
24. R. Freed et al., "Reflective electron-beam lithography: progress toward high-throughput production capability", **Proc. SPIE 8323**, Alternative Lithographic Technologies IV, 83230H (March 1, 2012).
25. C. Klein et. al., "50-keV electron multibeam mask writer for the 11-nm hp node: first results of the proof-of-concept electron multibeam mask exposure tool", **J. Micro/Nanolith. MEMS MOEMS**. 0001;11(3) (Aug 07, 2012).
26. M. Slodowski et al., "Multi-shaped-beam (MSB): an evolutionary approach for high throughput e-beam lithography", **Proc. SPIE 7823**, Photomask Technology 2010, 78231J
27. M. Takizawa et. al., "Position accuracy evaluation of multi-column e-beam exposure system", **Proc. SPIE 7970**, Alternative Lithographic Technologies III, 79700B (April 01, 2011).

EDITORIAL (continued from page 2)

ers to reduce defectivity. Today we have useable EUV masks for R&D and pre-production purposes; whether sufficient low defect blanks will be available to HVM is an economic issue. If we judiciously invest in the tools and infrastructure, then we can cope with HVM demands at the 16 nm HP node.

For sub-10 nm HP nodes, however, there may be other hurdles that we do not know about. Recent discussions about changing mask magnification and/or size have direct implications for EUV mask defectivity. Many questions must be answered: "Is there a need for a thinner absorber and therefore new materials for the absorber and possibly capping layers?," "Should multilayer structures be modified and a new interlayer introduced?," "Will exposure tools continue to use electrostatic chucks and, if so, how do we deal with backside defectivity?"

I guess "EUV" is synonymous with "challenge" and that is what keeps me interested in the field. - I am, in fact, optimistic about the future. If the industry decides to go with larger magnification for EUV optics, mask makers will have fewer defectivity challenges; if magnification remains as it is, we will continue to tackle defectivity issues as we always have. For sub-10 nm EUV substrates, defects become less important as the physics of multilayer deposition will determine defect size. As a result, defectivity from multilayer deposition will become more challenging than ever.

I believe that although EUV mask defectivity will remain among the top three challenges for years to come, it will not delay EUV insertion. The history of semiconductors has taught us that our engineers always find a solution when our scientists do not see a path to the future.

N • E • W • S

Industry Briefs

■ IBM Demos High-Performance CMOS on Flexible Plastic Substrates

September 17, 2012

To date, flexible circuits have offered only limited performance because plastic substrates aren't compatible with the high temperatures/harsh processes needed to make high-performance CMOS devices.

At the International Electron Devices Meeting (IEDM), IBM researchers will demonstrate high-performance state-of-the-art CMOS circuits—including SRAM memory and ring oscillators—on a flexible plastic substrate. The extremely thin silicon on insulator (ETSOI) devices had a body thickness of just 60 angstroms. IBM built them on silicon and then used a process called controlled spalling to transfer them to flexible plastic tape. The devices had gate lengths of <30 nm and gate pitch of 100 nm. The ring oscillators had a stage delay of just 16 ps at 0.9 V, believed to be the best reported performance for a flexible circuit. A slight degradation of delay for the flexible sample after the layer transfer comes from degradation of p-FET performance due to strain effects.

■ Chip Tool Demand Slumps in 2Q12, Though Taiwan Shines

October 1, 2012

Worldwide semiconductor manufacturing equipment totaled \$10.34B in 2Q12, down -4% from the previous quarter and about -13% from a year ago, according to monthly data from SEMI and SEAJ. Bookings were also down -4% sequentially, and were off by -10% year-on-year, to \$9.70B.

SEMI's most recent forecast, calls for overall chip equipment demand to slip -2.6% in 2012 to \$43.53B—and only that slightly because the two biggest end-user regions are still pushing forward, in Korea (\$11.48B, +32% and Taiwan (\$9.26B, +8.6%). All other regions are expected to reduce their equipment spending between -15% and -29%. The final SEMI/SEAJ numbers for 2Q12 support that scenario, at least partially. Taiwan's demand for chip tools soared 83% in 2Q12 to \$3.25B, leapfrogging the region back to the No.1 spot. Korea, meanwhile, slipped -22% Q/Q to \$2.59B, a decline-rate in line with the other sluggish regions. The August version of SEMI's World Fab Forecast has adjusted equipment capex down for both Korea (subtracting \$0.9B to \$10.8B) and Taiwan (subtracting \$0.4B to \$8.5B).

■ GlobalFoundries to Fab Sand 9's MEMS Timing Products

James Montgomery, October 2, 2012

Sand 9, a Cambridge, MA-based developer of precision microelectromechanical systems (MEMS) timing technology for wireless and wired applications, is partnering with GlobalFoundries for high-volume manufacturing of its technology, which incorporates silicon-on-insulator (SOI) and through-silicon vias (TSV).

The deal also highlights GlobalFoundries' MEMS design and manufacturing capabilities, pointed out Raj Kumar, SVP for the foundry's 200mm business unit & GM of its Fab 7 facility in Singapore (formerly Chartered Semiconductor). Sand 9 projects a sparkling ~86% compound annual growth rate (CAGR) for both MEMS oscillator sales and unit shipments over the next five years (2011-2016), mostly thanks to demand from smartphones.

■ imec to Begin 450mm Cleanroom Construction in 2013

By Pete Singer, October 7, 2012

imec, the research consortium in Leuven, Belgium, plans to start construction of a 450mm pilot line next year. It is to be installed next to an existing 300mm line that houses more than \$1 billion in tools, including an ASML EUV lithography tool.

The Flemish Government support of imec will enable the building of the 100 million euro cleanroom infrastructure, and help imec to further extend the investment to a total of 1 billion euro in the next 5 years. The aim is to open the new 450mm clean room facilities in 2015. Phase 1 of the project is underway in the 300mm cleanroom, designed to be 450mm compatible. Phase 2 is the installation of a new cleanroom next to the current 300mm facility. Imec expects key equipment companies will participate in the project and key fabless companies will do the fabrication in the new facilities.

BACUS

N • E • W • S

Sponsorship Opportunities

Sign up now for the best sponsorship opportunities

Photomask 2013 —

Contact: Lara Miles, Tel: +1 360 676 3290;
laram@spie.org

Advanced Lithography 2013 —

Contact: Teresa Roles-Meier,
Tel: +1 360 676 3290; teresar@spie.org

Advertise in the BACUS News!

The BACUS Newsletter is the premier publication serving the photomask industry. For information on how to advertise, contact:

Lara Miles
Tel: +1 360 676 3290
laram@spie.org

BACUS Corporate Members

Acuphase Inc.
American Coating Technologies LLC
AMETEK Precitech, Inc.
Berliner Glas KGaA Herbert Kubatz GmbH & Co.
FUJIFILM Electronic Materials U.S.A., Inc.
Gudeng Precision Industrial Co., Ltd.
Halocarbon Products
HamaTech APE GmbH & Co. KG
Hitachi High Technologies America, Inc.
JEOL USA Inc.
Mentor Graphics Corp.
Molecular Imprints, Inc.
Panavision Federal Systems, LLC
Profilcolore Srl
Raytheon ELCAN Optical Technologies
XYALIS

Join the premier professional organization for mask makers and mask users!

About the BACUS Group

Founded in 1980 by a group of chrome blank users wanting a single voice to interact with suppliers, BACUS has grown to become the largest and most widely known forum for the exchange of technical information of interest to photomask and reticle makers. BACUS joined SPIE in January of 1991 to expand the exchange of information with mask makers around the world.

The group sponsors an informative monthly meeting and newsletter, BACUS News. The BACUS annual Photomask Technology Symposium covers photomask technology, photomask processes, lithography, materials and resists, phase shift masks, inspection and repair, metrology, and quality and manufacturing management.

Individual Membership Benefits include:

- Subscription to BACUS News (monthly)
- Complimentary Subscription *Semiconductor International* magazine
- Eligibility to hold office on BACUS Steering Committee

spie.org/bacushome

Corporate Membership Benefits include:

- Three Voting Members in the SPIE General Membership
- Subscription to BACUS News (monthly)
- One online SPIE Journal Subscription
- Listed as a Corporate Member in the BACUS Monthly Newsletter

spie.org/bacushome

C
a
l
e
n
d
a
r

2013

SPIE Advanced Lithography

24-28 February 2013
San Jose Convention Center and
San Jose Marriott
San Jose, California, USA
spie.org/al

SPIE Photomask Technology

10-12 September 2013
Monterey Marriott and
Monterey Conference Center
Monterey, California, USA
spie.org/pm

SPIE is the international society for optics and photonics, a not-for-profit organization founded in 1955 to advance light-based technologies. The Society serves nearly 225,000 constituents from approximately 150 countries, offering conferences, continuing education, books, journals, and a digital library in support of interdisciplinary information exchange, professional growth, and patent precedent. SPIE provided over \$2.7 million in support of education and outreach programs in 2011.



International Headquarters
P.O. Box 10, Bellingham, WA 98227-0010 USA
Tel: +1 360 676 3290
Fax: +1 360 647 1445
help@spie.org • SPIE.org

Shipping Address
1000 20th St., Bellingham, WA 98225-6705 USA

SPIE Europe

2 Alexandra Gate, Ffordd Pengam, Cardiff,
CF24 2SA, UK
Tel: +44 29 2089 4747
Fax: +44 29 2089 4750
spieeurope@spieeurope.org • www.spieeurope.org

You are invited to submit events of interest for this calendar. Please send to lindad@spie.org; alternatively, email or fax to SPIE.