Share Email Print


Reconfigurable Technology: FPGAs and Reconfigurable Processors for Computing and Communications III
Editor(s): John Schewel; Peter M. Athanas; Philip B. James-Roxby; John T. McHenry

*This item is only available on the SPIE Digital Library. external link icon

Volume Details

Volume Number: 4525
Date Published: 24 July 2001

Table of Contents
show all abstracts | hide all abstracts
All links to SPIE Proceedings will open in the SPIE Digital Library. external link icon
Fault injection emulator for field-programmable gate arrays
Author(s): Thomas Slaughter; Charles Stroud; John Emmert; Brandon Skaggs
Show Abstract
Transformation from C-program to circuitry for a dynamically reconfigurable cell array processor
Author(s): Takayuki Morishita; Kiyotaka Komoku; Fumihiro Hatano; Iwao Teramoto
Show Abstract
Designing application-specific cores using JBits: a run-time parameterizable FIR filter
Author(s): Philip B. James-Roxby
Show Abstract
Temporal partitioning of circuits for advanced partially reconfigurable systems
Author(s): Rajanikant Mohan; Aravind R. Dasu; Sethuraman Panchanathan
Show Abstract
Model-based performance analysis for reconfigurable coprocessors
Author(s): Stephen M. Charlwood; Jon P. Mangnall; Steven F. Quigley
Show Abstract
Configuration subsystem design exploration for domain-specific reconfigurable technologies
Author(s): Milan Vasilko
Show Abstract
Programming high-performance reconfigurable computers
Author(s): Melissa C. Smith; Gregory D. Peterson
Show Abstract
Real-time debugger with bitstream configurator and C language design control for FPGAs
Author(s): Steve Casselman; John Schewel; Frank Wartel
Show Abstract
Digital FPGA implementation for Bellman-Ford computation
Author(s): Wai-ming Fung; Hoi-shing Ng; Kai-pui Lam
Show Abstract
Reconfiguring an FPGA-based RISC for LNS arithmetic
Author(s): Mark G. Arnold; Mark D. Winkel
Show Abstract
Highly reconfigurable communication protocol multiplexing element for SCOPH
Author(s): Gordon Brebner
Show Abstract
Spatially reconfigurable module for FIR filters
Author(s): Toomas P. Plaks
Show Abstract
Run-time reconfigurable 2D discrete wavelet transform using JBits
Author(s): Jonathan Ballagh; Peter M. Athanas; Eric R. Keller
Show Abstract
Network processor architecture for flexible buffer management in very high speed line interfaces
Author(s): Shimonishi Hideyuki; Murase Tutomu
Show Abstract
Reconfigurable processors for handhelds and wearables: application analysis
Author(s): Rolf Enzler; Marco Platzner; Christian Plessl; Lothar Thiele; Gerhard Troester
Show Abstract
Variable length decoder on dynamically reconfigurable cell array processor
Author(s): Kiyotaka Komoku; Takayuki Morishita; Fumihiro Hatano; Iwao Teramoto
Show Abstract
XHWIF: a portable hardware interface for reconfigurable computing
Author(s): Prasanna Sundararajan; Steven A. Guccione; Delon Levi
Show Abstract
Signal processing for multiuser wireless systems on reconfigurable platforms
Author(s): Joseph Thomas
Show Abstract

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research