Share Email Print

Proceedings Paper

VLSI Architecture For Generalized 2-D Convolution
Author(s): Yu-Chung Liao
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

This paper proposes a VLSI architecture for the parallel processing of the generalized 2-D convolution. The processor consists of a shift-buffer pipeline, an array of multipliers and a tree of adders. The image data enter the processor in a raster scan format and are stroed and shifted in the pipeline. The multiplier array takes data from the pipeline and does the mulitiplication in parallel, and then sends the partial products to the adder tree to complete the computation. The simple architecture and control strategy makes the proposed scheme suitable for VLSI implementation.

Paper Details

Date Published: 25 October 1988
PDF: 6 pages
Proc. SPIE 1001, Visual Communications and Image Processing '88: Third in a Series, (25 October 1988);
Show Author Affiliations
Yu-Chung Liao, Digital Equipment Corporation (United States)

Published in SPIE Proceedings Vol. 1001:
Visual Communications and Image Processing '88: Third in a Series
T. Russell Hsing, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?