Share Email Print

Proceedings Paper

Video-Rate Image Correlation Processor
Author(s): J. J. Pearson; D. C. Hines Jr.; S Golosman; C. D. Kuglin
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

A digital processor has been designed and built to implement Lockheed's Phase Correlation technique at a rate of 30 correlations per second on 128 x 128 element images digitized to eight bits. Phase Correlation involves taking the inverse Fourier transform of the appropriately filtered phase of the Fourier cross-power spectrum of a pair of images to extract their relative displacement vector. It achieves sub-pixel accuracy with relative insensitivity to scene content, illumination differences and narrow-band noise. The processor, which is designed to accept inputs from a variety of sensors, is built with conventional TTL and MOS components and employs only a moderate amount of parallelism. It uses floating point arithmetic with equal exponents for real and imaginary parts. Multiplications are performed by table lookup. Application areas for the correlator include image velocity sensing, correlation guidance and scene tracking.

Paper Details

Date Published: 8 December 1977
PDF: 9 pages
Proc. SPIE 0119, Applications of Digital Image Processing, (8 December 1977); doi: 10.1117/12.955714
Show Author Affiliations
J. J. Pearson, Lockheed Palo Alto Research Laboratory (United States)
D. C. Hines Jr., Lockheed Palo Alto Research Laboratory (United States)
S Golosman, Lockheed Palo Alto Research Laboratory (United States)
C. D. Kuglin, Lockheed Palo Alto Research Laboratory (United States)

Published in SPIE Proceedings Vol. 0119:
Applications of Digital Image Processing
Andrew G. Tescher, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?