Share Email Print

Proceedings Paper

Wafer Inspection Technology For Submicron Devices
Author(s): Kazunori Okamoto; Shokichi Yoshitome
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

As processes advance into production of submicron devices, reducing defect density to an acceptable level is becoming a more difficult task. To deal with this problem, new wafer inspection technologies have been developed. The new systems can inspect dense patterned wafers to identify particles and process defects. An improvement over manual inspection is realized in defect sensitivity, inspection speed, and consistency of results. The technologies available for automatic wafer inspection have different capabilities. Therefore, to take advantage of each technology, the methods for system utilization must be considered. The methods involve identification of killer defects and determining the problem cause and required corrective action. This paper will focus on typical defects found in a submicron manufacturing facility. An evaluation of new wafer inspection technology will be described. Examples will be given to illustrate how inspection technology can be applied to solve problems in a production line.

Paper Details

Date Published: 19 July 1989
PDF: 8 pages
Proc. SPIE 1087, Integrated Circuit Metrology, Inspection, and Process Control III, (19 July 1989); doi: 10.1117/12.953127
Show Author Affiliations
Kazunori Okamoto, Miyazaki OKI, Co., LTD (Japan)
Shokichi Yoshitome, Miyazaki OKI, Co., LTD (Japan)

Published in SPIE Proceedings Vol. 1087:
Integrated Circuit Metrology, Inspection, and Process Control III
Kevin M. Monahan, Editor(s)

© SPIE. Terms of Use
Back to Top