Share Email Print

Proceedings Paper

A Microprogrammable Processor Architecture For Image Processing
Author(s): J. Rommelaere; L. Van Eycken; P. Wambacq; A . Oosterlinck
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Because it is nearly impossible with todays technology to make a processor which is optimised for all possible image processing tasks one tries to realize different processors each of them being a compromise between technology, processing speed and class of operations that must be performed optimaly. This paper describes a hardware module to be part of a general image computer that is being developed in our laboratory. The design of this single board module was started to provide us with a flexible and high speed processor reprogrammable for several classes of image operations. To some extend this processor will be useful in hierarchical structures which seem to be very promising concepts at our days.

Paper Details

Date Published: 21 April 1986
PDF: 9 pages
Proc. SPIE 0596, Architectures and Algorithms for Digital Image Processing III, (21 April 1986); doi: 10.1117/12.952289
Show Author Affiliations
J. Rommelaere, Catholic University of Leuven (Belgium)
L. Van Eycken, Catholic University of Leuven (Belgium)
P. Wambacq, Catholic University of Leuven (Belgium)
A . Oosterlinck, Catholic University of Leuven (Belgium)

Published in SPIE Proceedings Vol. 0596:
Architectures and Algorithms for Digital Image Processing III
Francis J. Corbett; Howard Jay Siegel; Michael J. Duff, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?