Share Email Print

Proceedings Paper

A Model For The Analysis Of Fault-Tolerant Signal Processing Architectures
Author(s): V. S. S. Nair; J. A. Abraham
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

This paper develops a new model, using matrices, for the analysis of fault-tolerant multiprocessor systems. The relationship between processors computing useful data, the output data, and the check processors is defined in terms of matrix entries. Unlike the matrix based models proposed previously for the analysis of digital systems, this model uses only numerical computations rather than logical operations for the analysis of a system. We present algorithms to evaluate the fault detection and location capability of the system. These algorithms are much less complex than the existing ones. We also use the new model to analyze some fault-tolerant architectures proposed for signal processing applications.

Paper Details

Date Published: 23 February 1988
PDF: 12 pages
Proc. SPIE 0975, Advanced Algorithms and Architectures for Signal Processing III, (23 February 1988); doi: 10.1117/12.948508
Show Author Affiliations
V. S. S. Nair, University of Illinois (United States)
J. A. Abraham, University of Illinois (United States)

Published in SPIE Proceedings Vol. 0975:
Advanced Algorithms and Architectures for Signal Processing III
Franklin T. Luk, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?