Share Email Print

Proceedings Paper

A Massively Parallel Image Processor For Stochastic Relaxation Using Optical Random Number Generation.
Author(s): P. Garda; K. Madani; F. Devos; P. Chavel; P. Lalanne; J. Taboury
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

The architecture of an electronic mesh array for image processing by simulated annealing is described. On the algorithm side, it is well suited to cases where the input data is a grey-level picture, the output data is a binary picture, and the energy model is a generalization of the Ising model with external field. The example of digital halftoning is covered. On the implementation side, this architecture is intended for VLSI monolithic integration. Its PE uses both analog and digital devices, and is specifically designed to take advantage of an optical random number generator. These features result in a compact processor array with near real time performances for binary pictures stochastic relaxation.

Paper Details

Date Published: 8 February 1988
PDF: 5 pages
Proc. SPIE 0963, Optical Computing '88, (8 February 1988); doi: 10.1117/12.947955
Show Author Affiliations
P. Garda, Paris Sud (France)
K. Madani, Paris Sud (France)
F. Devos, Paris Sud (France)
P. Chavel, I.O.T.A. (France)
P. Lalanne, I.O.T.A. (France)
J. Taboury, I.O.T.A. (France)

Published in SPIE Proceedings Vol. 0963:
Optical Computing '88
Pierre H. Chavel; Joseph W. Goodman; Gerard Roblin, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?