Share Email Print
cover

Proceedings Paper

Systems Solutions Based On Electro-Optic Sampling To High Speed Ic Test Problems
Author(s): Francois J. Henley; Douglas B. MacDonald
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

All current commercial test systems are limited to data and clock rates of less than 200 MHz. However, many devices being built today operate at data rates greater than 1 GHz (1000 MHz). The inability to make high-speed tests stems from the many problems of measuring a device's high-speed input and output waveforms electrically. The electrical measurement methods used in the current test systems can no longer meet time accuracy and waveform fidelity requirements and are unlikely to do so in the foreseeable future. The problems associated with high-speed measurement include high pin capacitance, long device pin to receiver distances, limited receiver bandwidths, and situating numerous complex electronic assemblies within a small radius of the device. Many of these difficulties can be substantially reduced or eliminated using an electro-optic means of sensing the high-speed test waveforms. The advantages of extracting high-speed device voltage information using electro-optic techniques include non-invasiveness (low capacitance) and very high bandwidth (greater than 10 GHz). Current work in this field is reviewed showing that although electro-optic test techniques have been demonstrated to work well into the hundreds of gigahertz, the techniques are not as yet suitable for the production testing of high-speed integrated circuits.

Paper Details

Date Published: 2 February 1988
PDF: 7 pages
Proc. SPIE 0795, Characterization of Very High Speed Semiconductor Devices and Integrated Circuits, (2 February 1988); doi: 10.1117/12.940955
Show Author Affiliations
Francois J. Henley, Photon Dynamics Inc. (United States)
Douglas B. MacDonald, Photon Dynamics Inc. (United States)


Published in SPIE Proceedings Vol. 0795:
Characterization of Very High Speed Semiconductor Devices and Integrated Circuits
Ravinder K. Jain, Editor(s)

© SPIE. Terms of Use
Back to Top
PREMIUM CONTENT
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?
close_icon_gray