Share Email Print

Proceedings Paper

Dense Non-Binary Arithmetic With I2L Multi-Valued Logic
Author(s): Tich T. Dao
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

In digital signal processing a great majority of repetitive operations are arithmetic in the form of sum of products. Specialized parallel arithmetic hardware such as multiplier, multiple argument adder, etc. are being developed for this application. With the availability of multivalued logic gates , it becomes feasible to implement non-binary arithmetic which leads to denser hardware. Theoretical bounds on the complexity in non-binary arithmetic are compared to binary ones. A brief description of the quaternary I2L family precedes design examples of arithmetic operators in radix 4. Single component complex arithmetic operations in balanced base 3 are mentioned. Operators in GF (4) and in the extension fields are also shown, as possible tools in number theoretic transforms N. T. T.

Paper Details

Date Published: 8 December 1978
PDF: 5 pages
Proc. SPIE 0154, Real-Time Signal Processing I, (8 December 1978); doi: 10.1117/12.938245
Show Author Affiliations
Tich T. Dao, Signetics Corporation (United States)

Published in SPIE Proceedings Vol. 0154:
Real-Time Signal Processing I
T. F. Tao, Editor(s)

© SPIE. Terms of Use
Back to Top