Share Email Print
cover

Proceedings Paper

A One Gigaflop VLSI Systolic Processor
Author(s): John H. Avila; Philip J. Kuekes
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Inexpensive, efficient VLSI circuits combined with a highly parallel systolic architecture will allow the construction of one gigaflop linear algebra processors for signal processing. This paper presents some results in increasing the efficiency of such processors to 100%.

Paper Details

Date Published: 28 November 1983
PDF: 7 pages
Proc. SPIE 0431, Real-Time Signal Processing VI, (28 November 1983); doi: 10.1117/12.936454
Show Author Affiliations
John H. Avila, ESL Incorporated (United States)
Philip J. Kuekes, ESL Incorporated (United States)


Published in SPIE Proceedings Vol. 0431:
Real-Time Signal Processing VI
Keith Bromley, Editor(s)

© SPIE. Terms of Use
Back to Top
PREMIUM CONTENT
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?
close_icon_gray