Share Email Print

Proceedings Paper

The Relationship Between Word And Bit Level Systolic Arrays As Applied To Matrix X Matrix Multiplication
Author(s): J. V. McCanny; K. W. Wood; J. G. McWhirter; C. J. Oliver
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

The mapping of matrix x matrix multiplication on to both word and bit level systolic arrays has been investigated. It has been found that well defined word and bit level data flow constraints must be satisified within such circuits. An efficient and highly regular bit level array has been generated by exploiting the basic compatibilities in data flow symmetries at each level of the problem. A detailed description of the circuit which emerges is given and some details relating to its practical implementation are discussed.

Paper Details

Date Published: 28 November 1983
PDF: 7 pages
Proc. SPIE 0431, Real-Time Signal Processing VI, (28 November 1983); doi: 10.1117/12.936449
Show Author Affiliations
J. V. McCanny, Royal Signals and Radar Establishment (England)
K. W. Wood, Westglen Engineering Ltd. (England)
J. G. McWhirter, Royal Signals and Radar Establishment (England)
C. J. Oliver, Royal Signals and Radar Establishment (England)

Published in SPIE Proceedings Vol. 0431:
Real-Time Signal Processing VI
Keith Bromley, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?