Share Email Print

Proceedings Paper

Programmable Image Processing Element
Author(s): W. L. Eversole; J. F. Salzman; F. V. Taylor; W. L. Harland
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

The algorithmic solution to many image-processing problems frequently uses sums of products where each multiplicand is an input sample (pixel) and each multiplier is a stored coefficient. This paper presents a large-scale integrated circuit (LSIC) implementation that provides accumulation of nine products and discusses its evolution from design through application 'A read-only memory (ROM) accumulate algorithm is used to perform the multiplications and is the key to one-chip implementation. The ROM function is actually implemented with erasable programmable ROM (EPROM) to allow reprogramming of the circuit to a variety of different functions. A real-time brassboard is being constructed to demonstrate four different image-processing operations on TV images.

Paper Details

Date Published: 23 July 1982
PDF: 12 pages
Proc. SPIE 0301, Design of Digital Image Processing Systems, (23 July 1982); doi: 10.1117/12.932607
Show Author Affiliations
W. L. Eversole, Texas Instruments Incorporated (United States)
J. F. Salzman, Texas Instruments Incorporated (United States)
F. V. Taylor, Texas Instruments Incorporated (United States)
W. L. Harland, Texas Instruments Incorporated (United States)

Published in SPIE Proceedings Vol. 0301:
Design of Digital Image Processing Systems
James L. Mannos, Editor(s)

© SPIE. Terms of Use
Back to Top