
Proceedings Paper
Intra-cell process variability and compact modeling of LWR effects: from self-aligned multiple patterning to multiple-gate MOSFETsFormat | Member Price | Non-Member Price |
---|---|---|
$17.00 | $21.00 |
Paper Abstract
As promising paths to break the diffraction limit of optical lithography, several self-aligned multiple patterning (SAMP)
techniques have been proposed to improve the resolution capability recently. In this paper, we show that SATP (selfaligned
triple patterning) process variations differ significantly from conventional optical lithography process. It is
found that mandrels fabricated by a SATP process usually come up with worse line-width roughness (LWR) and
critical-dimension uniformity (CDU) than spacers do. In addition to that, the gap space between two neighboring
spacers is often accompanied with a poor CDU. Similar to SATP process, the self-aligned quadruple patterning (SAQP) technique also brings its own characteristics of process variability along with the scaling capability. SAMP process variability (such as intra-cell variability and process multi-modality) and their impacts on device performance of the multiple-gate MOSFETs are discussed. Moreover, we develop an analytic double-gate MOSFET model to study the effects of LWR on both fin thickness and gate misalignment. Numerical simulations are carried out to verify the accuracy of our simplified model. This analytic approach provides an efficient method for compact modeling of LWR induced device variations.
Paper Details
Date Published: 14 March 2012
PDF: 9 pages
Proc. SPIE 8327, Design for Manufacturability through Design-Process Integration VI, 83270Z (14 March 2012); doi: 10.1117/12.916503
Published in SPIE Proceedings Vol. 8327:
Design for Manufacturability through Design-Process Integration VI
Mark E. Mason, Editor(s)
PDF: 9 pages
Proc. SPIE 8327, Design for Manufacturability through Design-Process Integration VI, 83270Z (14 March 2012); doi: 10.1117/12.916503
Show Author Affiliations
Qi Cheng, Peking Univ. (China)
Published in SPIE Proceedings Vol. 8327:
Design for Manufacturability through Design-Process Integration VI
Mark E. Mason, Editor(s)
© SPIE. Terms of Use
