Share Email Print

Proceedings Paper

Large-scale MOSFET and interconnect circuit simulation using iterated timing analysis and transmission line time step control
Author(s): Chun-Jung Chen
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

In modern circuit design community, to perform large-scale circuit simulation for MOSFET and interconnect circuits is an important subject. This paper presents an efficient and robust way to satisfy this requirement. It uses ITA (Iterated Timing Analysis) algorithm, serving as the main algorithm, and a transmission line calculation algorithm, serving as the interconnect calculator, to do the simulation task. More important, accelerating methods to fasten both ITA and the transmission line calculator also proposed in this paper. All presented methods have been implemented and tested to justify their efficiency and robustness.

Paper Details

Date Published: 1 October 2011
PDF: 9 pages
Proc. SPIE 8285, International Conference on Graphic and Image Processing (ICGIP 2011), 82852U (1 October 2011); doi: 10.1117/12.913594
Show Author Affiliations
Chun-Jung Chen, Chinese Culture Univ. (Taiwan)

Published in SPIE Proceedings Vol. 8285:
International Conference on Graphic and Image Processing (ICGIP 2011)
Yi Xie; Yanjun Zheng, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?