Share Email Print

Proceedings Paper

Parallel of low-level computer vision algorithms on a multi-DSP system
Author(s): Huaida Liu; Pingui Jia; Lijian Li; Yiping Yang
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Parallel hardware becomes a commonly used approach to satisfy the intensive computation demands of computer vision systems. A multiprocessor architecture based on hypercube interconnecting digital signal processors (DSPs) is described to exploit the temporal and spatial parallelism. This paper presents a parallel implementation of low level vision algorithms designed on multi-DSP system. The convolution operation has been parallelized by using redundant boundary partitioning. Performance of the parallel convolution operation is investigated by varying the image size, mask size and the number of processors. Experimental results show that the speedup is close to the ideal value. However, it can be found that the loading imbalance of processor can significantly affect the computation time and speedup of the multi- DSP system.

Paper Details

Date Published: 8 July 2011
PDF: 6 pages
Proc. SPIE 8009, Third International Conference on Digital Image Processing (ICDIP 2011), 800918 (8 July 2011); doi: 10.1117/12.896265
Show Author Affiliations
Huaida Liu, Institute of Automation (China)
Pingui Jia, Institute of Automation (China)
Lijian Li, Institute of Automation (China)
Yiping Yang, Institute of Automation (China)

Published in SPIE Proceedings Vol. 8009:
Third International Conference on Digital Image Processing (ICDIP 2011)
Ting Zhang, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?