Share Email Print

Proceedings Paper

Improved CD control for 45-40 nm CMOS logic patterning: anticipation for 32-28 nm
Author(s): Bertrand Le Gratiet; Frank Sundermann; Jean Massin; Marianne Decaux; Nicolas Thivolle; Fabrice Baron; Alain Ostrovsky; Cedric Monget; Jean Damien Chapon; Yoann Blancquaert; Karen Dabertrand; Lionel Thevenon; Benedicte Bry; Nicolas Cluet; Bertrand Borot; Raphael Bingert; Thierry Devoivre; Pascal Gourard; Laurène Babaud; Ute Buttgereit; Robert Birkner; Mark Joyner; Erez Graitzer; Avi Cohen
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Since 2008, we have been presenting some papers regarding CMOS 45nm logic gate patterning activity to reduce CD dispersion. After a global CD budget evaluation at SPIE08, we have been focusing on Intrafield CD corrections using Dose MapperTM. The story continues and since then we have pursued our intrafield characterisation and focus on ways to get Dose MapperTM dose recipe created before the first silicon is coming. In fact 40nm technology is already more demanding and we must be ready with integrated solutions for 32/28nm node. Global CD budget can be divided in Lot to Lot, Wafer to Wafer, Intra wafer and Intra field component. We won't talk here about run to run solutions which are put in place for Lot to Lot and Wafer to Wafer. We will emphasize on the intrafield / intrawafer process corrections and outline process compensation control and strategy. A lot of papers regarding intrafield CD compensation are available in the litterature but they do not necesserally fit logic manufacturing needs or possibilities. We need to put similar solutions in place which are comprehensive and flexible. How can we correct upfront an Etch chamber CD profile combined with a mask and scanner CD signature? How can we get intrafield map from random logic devices? This is what we will develop in this paper.

Paper Details

Date Published: 1 April 2010
PDF: 11 pages
Proc. SPIE 7638, Metrology, Inspection, and Process Control for Microlithography XXIV, 76380A (1 April 2010); doi: 10.1117/12.845987
Show Author Affiliations
Bertrand Le Gratiet, STMicroelectronics (France)
Frank Sundermann, STMicroelectronics (France)
Jean Massin, STMicroelectronics (France)
Marianne Decaux, STMicroelectronics (France)
Nicolas Thivolle, STMicroelectronics (France)
Fabrice Baron, STMicroelectronics (France)
Alain Ostrovsky, STMicroelectronics (France)
Cedric Monget, STMicroelectronics (France)
Jean Damien Chapon, STMicroelectronics (France)
Yoann Blancquaert, STMicroelectronics (France)
Karen Dabertrand, STMicroelectronics (France)
Lionel Thevenon, STMicroelectronics (France)
Benedicte Bry, STMicroelectronics (France)
Nicolas Cluet, STMicroelectronics (France)
Bertrand Borot, STMicroelectronics (France)
Raphael Bingert, STMicroelectronics (France)
Thierry Devoivre, STMicroelectronics (France)
Pascal Gourard, STMicroelectronics (France)
Laurène Babaud, STMicroelectronics (France)
Ute Buttgereit, Carl Zeiss SMS GmbH (Germany)
Robert Birkner, Carl Zeiss SMS GmbH (Germany)
Mark Joyner, Carl Zeiss SMS GmbH (Germany)
Erez Graitzer, Pixer Technology, a Carl Zeiss SMT Co. (Israel)
Avi Cohen, Pixer Technology, a Carl Zeiss SMT Co. (Israel)

Published in SPIE Proceedings Vol. 7638:
Metrology, Inspection, and Process Control for Microlithography XXIV
Christopher J. Raymond, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?