Share Email Print

Proceedings Paper

Modeling of vertical transistor with electrically variable junctions in ISE TCAD
Author(s): A. E. Rogozhin; I. A. Khorin; D. G. Drozdov; A. G. Vasiliev
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

In this work we present the results of simulation of vertical MOS transistor with electrically variable shallow junctions in ISE TCAD. Transistor with fully silicided gate electrodes, two heavy doped delta-layers in the channel region and ZrO2 as a gate dielectric has been simulated. The simulation used different carrier transport and mobility models. High values of on-state current have been obtained during the simulation process (~1.2 mA/μm). Different voltage regimes for middle and side gates have been assumed. Values of direct leakage current from drain to source got from simulation are relatively low and amount to approximately 0.02 μA/μm2. These values show that use of electrically variable junctions and doped delta-layers really suppresses short-channel effects and reduces direct leakage current from drain to source. Technology of electrically variable junctions allows to employ vertical transistor into high-performance logic applications.

Paper Details

Date Published: 29 April 2008
PDF: 9 pages
Proc. SPIE 7025, Micro- and Nanoelectronics 2007, 70251O (29 April 2008); doi: 10.1117/12.802536
Show Author Affiliations
A. E. Rogozhin, Institute of Physics and Technology (Russia)
I. A. Khorin, Institute of Physics and Technology (Russia)
D. G. Drozdov, Moscow State Institute of Radioengineering, Electronics and Automation (Russia)
A. G. Vasiliev, Institute of Physics and Technology (Russia)
Pulsar Science and Production Enterprise (Russia)

Published in SPIE Proceedings Vol. 7025:
Micro- and Nanoelectronics 2007
Kamil A. Valiev; Alexander A. Orlikovsky, Editor(s)

© SPIE. Terms of Use
Back to Top