Share Email Print

Proceedings Paper

LWR reduction in low-k1 ArF-immersion lithography
Author(s): Kentaro Matsunaga; Tomoya Oori; Hirokazu Kato; Daisuke Kawamura; Eishi Shiobara; Yuichiro Inatomi; Tetsu Kawasaki; Mitsuaki Iwashita; Shinichi Ito
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Line width roughness (LWR) reduction is a critical issue for low k1 ArF immersion lithography. Various approaches such as materials, exposure technology and the track process have been performed for LWR reduction during lithography process. It was reported that the post-development bake process had good performance for LWR reduction (1). However, the post-development bake process induced large CD change owing to the degradation of large isolated resist pattern. Therefore post-development process with small iso-dense bias is required in low k1 ArF immersion lithography. The resist smoothing process is one of the candidates for LWR reduction with small iso-dense bias. This method whereby the resist pattern surface is partially melted in organic-solvent atmosphere was shown to have a significant LWR reduction effect on resist patterns. This paper reports on the application of the resist smoothing process to the ArF immersion resist pattern after development. It was found that the resist smoothing process was effective to reduce LWR for ArF immersion resist. As a result of LWR trace from after development to after the hard mask etching process, the effect of LWR reduction with the resist smoothing process continued after the hard mask etching process. Furthermore CD change of large isolated patterns with the smoothing process was smaller than in the case of post-development bake process. We confirmed that the resist smoothing process is an effective method for decreasing LWR in ArF immersion lithography.

Paper Details

Date Published: 15 April 2008
PDF: 9 pages
Proc. SPIE 6923, Advances in Resist Materials and Processing Technology XXV, 69231E (15 April 2008); doi: 10.1117/12.771922
Show Author Affiliations
Kentaro Matsunaga, Toshiba Corp. (Japan)
Tomoya Oori, Toshiba Corp. (Japan)
Hirokazu Kato, Toshiba Corp. (Japan)
Daisuke Kawamura, Toshiba Corp. (Japan)
Eishi Shiobara, Toshiba Corp. (Japan)
Yuichiro Inatomi, Tokyo Electron Kyushu Ltd. (Japan)
Tetsu Kawasaki, Tokyo Electron Kyushu Ltd. (Japan)
Mitsuaki Iwashita, Tokyo Electron Kyushu Ltd. (Japan)
Shinichi Ito, Toshiba Corp. (Japan)

Published in SPIE Proceedings Vol. 6923:
Advances in Resist Materials and Processing Technology XXV
Clifford L. Henderson, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?