Share Email Print

Proceedings Paper

Exploring system interconnection architectures with VIPACES: from direct connections to NoCs
Author(s): Armando Sánchez-Peña; Pedro P. Carballo; Antonio Núñez
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

This paper presents a simple environment for the verification of AMBA 3 AXI systems in Verification IP (VIP) production called VIPACES (Verification Interface Primitives for the development of AXI Compliant Elements and Systems). These primitives are presented as a not compiled library written in SystemC where interfaces are the core of the library. The definition of interfaces instead of generic modules let the user construct custom modules improving the resources spent during the verification phase as well as easily adapting his modules to the AMBA 3 AXI protocol. This topic is the main discussion in the VIPACES library. The paper focuses on comparing and contrasting the main interconnection schemes for AMBA 3 AXI as modeled by VIPACES. For assessing these results we propose a validation scenario with a particular architecture belonging to the domain of MPEG4 video decoding, which is compound by an AXI bus connecting an IDCT and other processing resources.

Paper Details

Date Published: 10 May 2007
PDF: 12 pages
Proc. SPIE 6590, VLSI Circuits and Systems III, 65900Q (10 May 2007); doi: 10.1117/12.722054
Show Author Affiliations
Armando Sánchez-Peña, Univ. of Las Palmas de Gran Canaria (Spain)
Pedro P. Carballo, Univ. of Las Palmas de Gran Canaria (Spain)
Antonio Núñez, Univ. of Las Palmas de Gran Canaria (Spain)

Published in SPIE Proceedings Vol. 6590:
VLSI Circuits and Systems III
Valentín de Armas Sosa; Kamran Eshraghian; Félix B. Tobajas, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?