Share Email Print

Proceedings Paper

Characterization of bending CD errors induced by resist trimming in 65 nm node and beyond
Author(s): Yiming Gu; James B. Friedmann; Vladimir Ukraintsev; Gary Zhang; Thomas Wolf; Tom Lii; Ricky Jackson
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Resist trimming is a technique that is often used to close the gap between line widths which can be repeatedly printed with currently available lithography tools and the desired transistor gate length. For the 65-nm node, the resist line width delivered at pattern is between 60 to 70 nm while the final transistor gate length is usually targeted between 35 to 45 nm. The 15 to 35 nm critical dimension (CD) difference can be bridged by resist trimming. Due to the stringent gate CD budget, a resist trimming process should ideally have the following characteristics: i) no degradation in CD uniformity; ii) no damage in pattern fidelity; iii) controllable CD trim rate with good linearity; and iv) no degradation in line edge roughness (LER) or line width roughness (LWR). Unfortunately, a realistic resist trimming process is never perfect. In particular, resist consumption and the resultant internal stress build-up during resist trimming can lead to resist line bending. The effect of bent resist lines is a higher post-etch CD and significantly degraded local CD uniformity (LCDU). In order to reduce resist bending CD errors (defined as the difference between the post-etch CD and the design CD due to resist bending after trimming) several useful procedures either in layout or in processes are presented. These procedures include: i) symmetrically aligning gates to contact pads and field connecting poly in the circuit layout; ii) enlarging the distance between contact pad (or field connecting poly) to active area within the limits of the design rules (DR) and silicon real estate; iii) adding assist features to the layout within the DR limits; iv) minimizing resist thickness; and v) applying special plasma cure before resist trim.

Paper Details

Date Published: 5 April 2007
PDF: 9 pages
Proc. SPIE 6518, Metrology, Inspection, and Process Control for Microlithography XXI, 651826 (5 April 2007); doi: 10.1117/12.714479
Show Author Affiliations
Yiming Gu, Texas Instruments, Inc. (United States)
James B. Friedmann, Texas Instruments, Inc. (United States)
Vladimir Ukraintsev, Texas Instruments, Inc. (United States)
Gary Zhang, Texas Instruments, Inc. (United States)
Thomas Wolf, Texas Instruments, Inc. (United States)
Tom Lii, Texas Instruments, Inc. (United States)
Ricky Jackson, Texas Instruments, Inc. (United States)

Published in SPIE Proceedings Vol. 6518:
Metrology, Inspection, and Process Control for Microlithography XXI
Chas N. Archie, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?