Share Email Print

Proceedings Paper

Performance of immersion lithography for 45-nm-node CMOS and ultra-high density SRAM with 0.25um2
Author(s): Shoji Mimotogi; Fumikatsu Uesawa; Makoto Tominaga; Hiroharu Fujise; Koutaro Sho; Mikio Katsumata; Hiroki Hane; Atsushi Ikegami; Seiji Nagahara; Tatsuhiko Ema; Masafumi Asano; Hideki Kanai; Taiki Kimura; Masaaki Iwai
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Immersion lithography was applied to 45nm node logic and 0.25um2 ultra-high density SRAM. The predictable enhancement of focus margin and resolution were obtained for all levels which were exposed by immersion tool. In particular, the immersion lithography enabled to apply the attenuating phase shift mask to the gate level. The enough lithography margin for the alternating phase shift mask was also obtained by using not only immersion tool but also dry tool for gate level. The immersion lithography shrunk the minimum hole pitch from 160nm to 140nm. Thus, the design rule for 45nm node became available by using immersion lithography.

Paper Details

Date Published: 27 March 2007
PDF: 9 pages
Proc. SPIE 6520, Optical Microlithography XX, 652008 (27 March 2007); doi: 10.1117/12.711049
Show Author Affiliations
Shoji Mimotogi, Toshiba Corp. (Japan)
Fumikatsu Uesawa, Sony Corp. (Japan)
Makoto Tominaga, NEC Electronics Corp. (Japan)
Hiroharu Fujise, Toshiba Corp. (Japan)
Koutaro Sho, Toshiba Corp. (Japan)
Mikio Katsumata, Sony Corp. (Japan)
Hiroki Hane, Sony Corp. (Japan)
Atsushi Ikegami, Sony Corp. (Japan)
Seiji Nagahara, NEC Electronics (Japan)
Tatsuhiko Ema, Toshiba Corp. (Japan)
Masafumi Asano, Toshiba Corp. (Japan)
Hideki Kanai, Toshiba Corp. (Japan)
Taiki Kimura, Toshiba Corp. (Japan)
Masaaki Iwai, Toshiba Corp. (Japan)

Published in SPIE Proceedings Vol. 6520:
Optical Microlithography XX
Donis G. Flagello, Editor(s)

© SPIE. Terms of Use
Back to Top