Share Email Print

Proceedings Paper

Alt- phase-shift mask technology for 65nm logic applications
Author(s): Kishore K. Chakravorty; Sven Henrichs; Wei Qiu; Joas L. Chavez; Yi-Ping Liu; Firoz Ghadiali; Karmen Yung; Nathan Wilcox; Mary Silva; Jian Ma; Ping Qu; Brian Irvine; Henry Yun; Wen-Hao Cheng; Jeff Farnsworth
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Alternating Phase Shift Mask (APSM) Technology has been developed and successfully implemented for the poly gate of 65nm node Logic application at Intel. This paper discusses the optimization of the mask design rules and fabrication process in order to enable high volume manufacturability. Intel's APSM technology is based on a dual sided trenched architecture. To meet the stringent OPC requirements associated with patterning of narrow gates required for the 65nm node, Chrome width between the Zero and Pi aperture need to be minimized. Additionally, APSM lithography has an inherently low MEEF that furthermore, drives a narrower Chrome line as compared to the Binary approach. The double sided trenched structure with narrow Chrome lines are mechanically vulnerable and prone to damage when exposed to conventional mask processing steps. Therefore, new processing approaches were developed to minimize the damage to the patterned mask features. For example, cleaning processes were optimized to minimize Chrome & quartz damage while retaining the cleaning effectiveness. In addition, mask design rules were developed which ensured manufacturability. The narrow Chrome regions between the zero and Pi apertures severely restrict the tolerance for the placement of the second level resists edges with respect to the first level. UV Laser Writer based resist patterning capability, capable of providing the required Overlay tolerance, was developed, An AIMS based methodology was used to optimize the undercut and minimize the aerial image CD difference between the Zero and Pi apertures.

Paper Details

Date Published: 15 March 2006
PDF: 7 pages
Proc. SPIE 6154, Optical Microlithography XIX, 61540M (15 March 2006); doi: 10.1117/12.654691
Show Author Affiliations
Kishore K. Chakravorty, Intel Corp. (United States)
Sven Henrichs, Intel Corp. (United States)
Wei Qiu, Intel Corp. (United States)
Joas L. Chavez, Intel Corp. (United States)
Yi-Ping Liu, Intel Corp. (United States)
Firoz Ghadiali, Intel Corp. (United States)
Karmen Yung, Intel Corp. (United States)
Nathan Wilcox, Intel Corp. (United States)
Mary Silva, Intel Corp. (United States)
Jian Ma, Intel Corp. (United States)
Ping Qu, Intel Corp. (United States)
Brian Irvine, Intel Corp. (United States)
Henry Yun, Intel Corp. (United States)
Wen-Hao Cheng, Intel Corp. (United States)
Jeff Farnsworth, Intel Corp. (United States)

Published in SPIE Proceedings Vol. 6154:
Optical Microlithography XIX
Donis G. Flagello, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?