Share Email Print

Proceedings Paper

A novel reconfigurable image-processing system using multi-processor
Author(s): Hai-cen Mao; Tian-xu Zhang; Wei-dong Yang; Meng Li
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

This paper presents a type of real-time image-processing system based on multi- processor (TI 320C6400). Modularization is adopted in this system. The system is multi-bus architecture. In each basic module communication is implemented via local bus. Between modules communication is implemented via so-called "Links" and multi-channel buffered serial ports (McBSP). The system is flexible and scalable and can be programmed as pipelined or SIMD or MIMD architecture to meet the variability of the parallel algorithm of image processing.

Paper Details

Date Published: 3 November 2005
PDF: 8 pages
Proc. SPIE 6044, MIPPR 2005: Image Analysis Techniques, 60440P (3 November 2005); doi: 10.1117/12.654548
Show Author Affiliations
Hai-cen Mao, Huazhong Univ. of Science and Technology (China)
Tian-xu Zhang, Huazhong Univ. of Science and Technology (China)
Wei-dong Yang, Huazhong Univ. of Science and Technology (China)
Meng Li, Huazhong Univ. of Science and Technology (China)

Published in SPIE Proceedings Vol. 6044:
MIPPR 2005: Image Analysis Techniques
Deren Li; Hongchao Ma, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?