Share Email Print

Proceedings Paper

Parallel implementation of arbitrary-shaped MPEG-4 decoder for multiprocessor systems
Author(s): Milan Pastrnak; Peter H. N. de With; Sander Stuijk; Jef van Meerbergen
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

MPEG-4 is the first standard that combines synthetic objects, like 2D/3D graphics objects, with natural rectangular and non-rectangular video objects. The independent access to individual synthetic video objects for further manipulation creates a large space for future applications. This paper addresses the optimization of such complex multimedia algorithms for implementation on multiprocessor platforms. It is shown that when choosing the correct granularity of processing for enhanced parallelism and splitting time-critical tasks, a substantial improvement in processing efficiency can be obtained. In our work, we focus on non-rectangular (also called arbitrary-shaped) video objects decoder. In previous work, we motivated the use of a multiprocessor System-on-Chip(SoC) setup that satisfies the requirements on the overall computation capacity. We propose the optimization of the MPEG-4 algorithm to increase the decoding throughput and a more efficient usage of the multiprocessor architecture. First, we present a modification of the Repetitive Padding to increase the pipelining at block level. We identified the part of the padding algorithm that can be executed in parallel with the DCT-coefficient decoding and modified the original algorithm into two communicating tasks. Second, we introduce a synchronization mechanism that allows the processing for the Extended Padding and postprocessing (Deblocking & Deringing) filters at block level. The first optimization results in about 58% decrease of the original Repetitive-Padding task computational requirements. By introducing the previously proposed data-level parallelism and exploiting the inherent parallelism between the separated color components (Y, Cr, Cb), the computational savings are about 72% on the average. Moreover, the proposed optimizations marginalize the processing latency from frame size to slice order-of-magnitude.

Paper Details

Date Published: 19 January 2006
PDF: 10 pages
Proc. SPIE 6077, Visual Communications and Image Processing 2006, 60771I (19 January 2006); doi: 10.1117/12.641631
Show Author Affiliations
Milan Pastrnak, LogicaCMG Nederland B.V. (Netherlands)
Eindhoven Univ. of Technology (Netherlands)
Peter H. N. de With, LogicaCMG Nederland B.V. (Netherlands)
Eindhoven Univ. of Technology (Netherlands)
Sander Stuijk, Eindhoven Univ. of Technology (Netherlands)
Jef van Meerbergen, Philips Research Labs. (Netherlands)
Eindhoven Univ. of Technology (Netherlands)

Published in SPIE Proceedings Vol. 6077:
Visual Communications and Image Processing 2006
John G. Apostolopoulos; Amir Said, Editor(s)

© SPIE. Terms of Use
Back to Top