Share Email Print
cover

Proceedings Paper

A design of online scheme for evaluation of multinomials
Author(s): Pouya Dormiani; David Omoto; Pavan Adharapurapu; Milos D. Ercegovac
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

We present an online arithmetic scheme for hardware evaluation of multinomials arising in Bayesian networks. The design approach consists of representing the multinomial in a factored form as an arithmetic circuit which is then partitioned into subgraphs and mapped to FPGA hardware as a network of online modules connected serially and operating in overlapped manner. This minimizes the interconnect demand without a drastic increase in computation latency. We developed a partitioning/mapping algorithm, designed basic radix-2 online operators and modules, and determined their cost/performance characteristics. We also evaluated the cost/performance characteristics of implementing a Bayesian network on an FPGA chip.

Paper Details

Date Published: 16 September 2005
PDF: 12 pages
Proc. SPIE 5910, Advanced Signal Processing Algorithms, Architectures, and Implementations XV, 59100S (16 September 2005); doi: 10.1117/12.617342
Show Author Affiliations
Pouya Dormiani, Univ. of California, Los Angeles (United States)
David Omoto, Univ. of California, Los Angeles (United States)
Pavan Adharapurapu, Univ. of California, Los Angeles (United States)
Milos D. Ercegovac, Univ. of California, Los Angeles (United States)


Published in SPIE Proceedings Vol. 5910:
Advanced Signal Processing Algorithms, Architectures, and Implementations XV
Franklin T. Luk, Editor(s)

© SPIE. Terms of Use
Back to Top