Share Email Print

Proceedings Paper

Built-in test engine and fault simulation for memory
Author(s): P. McEvoy; R. Farrell
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

In this paper an on-chip method for testing high performance memory devices will be presented. This new technique occupies minimal area and retains the full flexibility of existing methods for the dynamic introduction of new test patterns. This is achieved through microcode test instructions and the associated on-chip state machine. The proposed methodology will enable at-speed testing of memory devices, reducing the overall test time. The relevancy of this work is placed in context with an introduction to memory testing and the techniques and algorithms generally used today. Additionally, we examine the use of fault simulation in methodology evaluation for memory test. Finally we present a prototype design for the implementation of this methodology that incurs minimal test latency and provides a programmable interface to enable varying fault coverage and location patterns.

Paper Details

Date Published: 30 June 2005
PDF: 12 pages
Proc. SPIE 5837, VLSI Circuits and Systems II, (30 June 2005);
Show Author Affiliations
P. McEvoy, National Univ. of Ireland Maynooth (Ireland)
R. Farrell, National Univ. of Ireland Maynooth (Ireland)

Published in SPIE Proceedings Vol. 5837:
VLSI Circuits and Systems II
Jose Fco. Lopez; Francisco V. Fernandez; Jose Maria Lopez-Villegas; Jose M. de la Rosa, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?