Share Email Print

Proceedings Paper

Electron beam direct write process development for sub 45nm CMOS manufacturing
Author(s): J. Todeschini; Laurent Pain; S. Manakli; B. Icard; V. DeJonghe; B. Minghetti; M. Jurdit; D. Henry; V. Wang
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Electron Beam Direct Write (EBDW) lithography represents a low cost and a rapid way to start basic studies for advance devices and process developments. Patterning for sub-45nm node technology requires the development of high performance processes. Different alternatives for the improvement of EBDW lithography are investigated in this paper for the ASIC manufacturing on 300mm wafer size. Among them, process development has been tuned for clear field equivalent level to improve both line width roughness by monitoring post applied bake conditions, and both process window by specific design correction. Concerning dark field level, process resolution has been improved by a shrinkage technique.

Paper Details

Date Published: 4 May 2005
PDF: 9 pages
Proc. SPIE 5753, Advances in Resist Technology and Processing XXII, (4 May 2005); doi: 10.1117/12.601616
Show Author Affiliations
J. Todeschini, Philips Semiconductors (France)
Laurent Pain, CEA-LETI (France)
S. Manakli, STMicroelectronics (France)
B. Icard, CEA-LETI (France)
V. DeJonghe, Philips Semiconductors (France)
B. Minghetti, STMicroelectronics (France)
M. Jurdit, CEA-LETI (France)
D. Henry, STMicroelectronics (France)
V. Wang, Freescale Semiconductor, Inc. (France)

Published in SPIE Proceedings Vol. 5753:
Advances in Resist Technology and Processing XXII
John L. Sturtevant, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?