Share Email Print

Proceedings Paper

Full-chip manufacturing reliability check and correction (MRC2): a first step toward design for manufacturability with low k1 lithography
Author(s): Michael Hsu; Tom Laidig; Kurt E. Wampler; Stephen Hsu; Xuelong Shi; J. Fung Chen; Douglas Van Den Broeke
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Low k1 lithography process enables the production of 90nm and 65nm nodes by introducing advanced resolution enhancement technology (RET) mask with complex layout. To ensure the printed wafer outcome that meets the original IC design specifications, we need to consider the manufacturability and to verify it during design stage. This means that we need to characterize the process capabilities and use them as the input parameters to examine the upcoming design via simulation verification before mask making. For those of potentially weak or marginal layout design areas identified during the checking stage, we need to build a robust algorithm to improve the RET mask treatment process or to modify the design layout when necessary. This is the basic concept for Manufacturing Reliability Check & Correction (MRC2). In our implementation, MRC2 carries the wafer manufacturability information. By performing MRC2 during the design phase, we can better achieve the goal of Design for Manufacturing (DFM). In this paper, we present two example cases for a production worthy MRC2 - CPL (with two mask writing steps) and DDL (with two exposure masks). From our viewpoints, the first checking step needs to single out the "weak printing spots" or to map out the treated CPL/DDL features with unacceptable DOF and marginal exposure latitude. This allows using corrective actions to ensure a well-behaved printing of the entire chip during manufacturing. We recommend applying both MRC2 and electrical verification in the design verification loop iteratively until circuit performance prediction becomes satisfactory. The looping process generates useful feedback that adds to the RET knowledge database; hence, a more efficient DFM procedure.

Paper Details

Date Published: 6 December 2004
PDF: 12 pages
Proc. SPIE 5567, 24th Annual BACUS Symposium on Photomask Technology, (6 December 2004); doi: 10.1117/12.568670
Show Author Affiliations
Michael Hsu, ASML MaskTools, Inc. (United States)
Tom Laidig, ASML MaskTools, Inc. (United States)
Kurt E. Wampler, ASML MaskTools, Inc. (United States)
Stephen Hsu, ASML MaskTools, Inc. (United States)
Xuelong Shi, ASML MaskTools, Inc. (United States)
J. Fung Chen, ASML MaskTools, Inc. (United States)
Douglas Van Den Broeke, ASML MaskTools, Inc. (United States)

Published in SPIE Proceedings Vol. 5567:
24th Annual BACUS Symposium on Photomask Technology
Wolfgang Staud; J. Tracy Weed, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?