Share Email Print

Proceedings Paper

Programmable inner-product enhanced associative processor array
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Associative Processors have become popular because of their ability to perform parallel operations in massive scale. The use of Associative Processors especially for MPEG4/H.263 video coding was found to have low power consumption. However they lack the ability to perform computationally intensive block transforms. The paper discusses requirements for video processing and shows how Associative Processors are more suited for video coding than RISC architectures. We highlight the various drawbacks of using Associative Processors for video coding and propose a new Distributed Arithmetic based enhancement to the architecture that provides greater flexibility in the implementation of video coding algorithms. These modifications help in faster computation of DCT and simulations of the proposed enhancement show that MPEG 4 simple profile encoder can be implemented in less than 10 MIPS.

Paper Details

Date Published: 19 April 2004
PDF: 8 pages
Proc. SPIE 5309, Embedded Processors for Multimedia and Communications, (19 April 2004); doi: 10.1117/12.530897
Show Author Affiliations
Subhash C. Balam, Univ. of Illinois/Chicago (United States)
Karthik Hariharakrishnan, Univ. of Illinois/Chicago (United States)
Dan Schonfeld, Univ. of Illinois/Chicago (United States)

Published in SPIE Proceedings Vol. 5309:
Embedded Processors for Multimedia and Communications
Subramania I. Sudharsanan; Michael Bove Jr.; Sethuraman Panchanathan, Editor(s)

© SPIE. Terms of Use
Back to Top