Share Email Print

Proceedings Paper

Wafer-level vacuum packaging technology based on selective electroplating
Author(s): Patrice A. Topart; Sebastien Leclair; Christine Alain; Hubert Jerominek
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

A novel concept for low-cost, wafer-level packaging of MEMS is proposed and applied to vacuum packaging of INO’s 160x120 pixel uncooled bolometric focal plane arrays, FPAs, based on vanadium oxide thermistor material. A wafer-scale metallic tray composed of several tens of micropackages is electroplated by using the thick resist SU-8 as a micromold. FPA dies and infrared windows are then soldered to the main tray by flip-chip bonding. Contrary to the conventional wafer to wafer bonding approach, assembly and vacuum sealing steps are dissociated. For this purpose, each micropackage is equipped with a pump-out hole for outgassing under vacuum and at elevated temperature prior to vacuum sealing. The process flow for fabrication of micropackages is described. The influence of DC and pulse plating conditions on the stress and properties of deposited nickel packages was investigated. Results on the selective electroplating of indium solder on antireflection-coated IR window wafers and the formation of a solderable layer around the chip are presented.

Paper Details

Date Published: 30 December 2003
PDF: 9 pages
Proc. SPIE 5342, Micromachining and Microfabrication Process Technology IX, (30 December 2003); doi: 10.1117/12.525802
Show Author Affiliations
Patrice A. Topart, INO (Canada)
Sebastien Leclair, INO (Canada)
Christine Alain, INO (Canada)
Hubert Jerominek, INO (Canada)

Published in SPIE Proceedings Vol. 5342:
Micromachining and Microfabrication Process Technology IX
Mary Ann Maher; Jerome F. Jakubczak, Editor(s)

© SPIE. Terms of Use
Back to Top