Share Email Print

Proceedings Paper

Some fundamental issues on metallization in VLSI
Author(s): David K. Ferry; Michael N. Kozicki; Gregory B. Raupp
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Metallization, and conductor systems in general, are a critical part of any VLSI chip, and as such can act to set limits on future down-scaling of such integrated circuits. Due to decreasing lateral and vertical dimensions, interconnections are rapidly becoming a problem in terms of device yield, reliability, signal delay time, and inter-device interactions. In this paper, we discuss how interconnection limitations will affect the scaling of advanced circuits. We will also cover a number of issues regarding the interconnection technologies that will be required in future ULSI circuits. The problems with conductor systems begin with the interconnection topology which provides constraints and limitations. The physical problems then begin with the deposition of the materials. For example, chemical vapor deposition of metal or metal-silicide interconnects causes several unique concerns due to surface chemistry, leading to undersirable reactions and compositional and structural nonuniformities. Similarly, factors such as control of step coverage are important for reduced geometries. Recent experiments and modeling techniques which address these problems will therefore be described. Lithographical aspects also pose problems in the scaling of metal lines and new pattern definition techniques will be discussed. Finally, isolation of information within dense crossing interconnects can become very difficult, with coupling causing degradation of information within localized devices.

Paper Details

Date Published: 1 December 1991
PDF: 10 pages
Proc. SPIE 1596, Metallization: Performance and Reliability Issues for VLSI and ULSI, (1 December 1991); doi: 10.1117/12.51006
Show Author Affiliations
David K. Ferry, Arizona State Univ. (United States)
Michael N. Kozicki, Arizona State Univ. (United States)
Gregory B. Raupp, Arizona State Univ. (United States)

Published in SPIE Proceedings Vol. 1596:
Metallization: Performance and Reliability Issues for VLSI and ULSI
Gennady Sh. Gildenblat; Gary P. Schwartz, Editor(s)

© SPIE. Terms of Use
Back to Top