Share Email Print

Proceedings Paper

Gate line edge roughness effects in 50-nm bulk MOSFET devices
Author(s): Shiying Xiong; Jeffrey Bokor; Qi Xiang; Philip Fisher; Ian M. Dudley; Paula Rao
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

We studied gate line edge roughness (LER) and its effect on electrical characteristics of 50nm bulk MOSFETs. Using simulation, we studied the underlying mechanism of three significant LER effects on the electrical performance of advanced 50 nm gate length bulk devices. First, we found that off-state leakage current is much more sensitive than the on-state drive current to gate LER. Second, we found that high frequency LER can lead to a decrease in effective channel length by enhanced lateral diffusion of the self-aligned source/drain extension. Third, low frequency LER causes local CD variation simply due to the statistical variation of average CD in a finite width sample. We also show how device design parameters, such as halo implant dose, can be used to tradeoff LER sensitivity and device performance.

Paper Details

Date Published: 16 July 2002
PDF: 9 pages
Proc. SPIE 4689, Metrology, Inspection, and Process Control for Microlithography XVI, (16 July 2002); doi: 10.1117/12.473517
Show Author Affiliations
Shiying Xiong, Univ. of California/Berkeley (United States)
Jeffrey Bokor, Univ. of California/Berkeley (United States)
Qi Xiang, Advanced Micro Devices, Inc. (United States)
Philip Fisher, Advanced Micro Devices, Inc. (United States)
Ian M. Dudley, Advanced Micro Devices, Inc. (United States)
Paula Rao, Advanced Micro Devices, Inc. (United States)

Published in SPIE Proceedings Vol. 4689:
Metrology, Inspection, and Process Control for Microlithography XVI
Daniel J. C. Herr, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?