Share Email Print

Proceedings Paper

Through wafer via hole by reactive ion etching of GaAs
Author(s): Yuwen Chen; Chee Leong Tan; Boon Siew Ooi; Kaladhar Radhakrishnan; Geok Ing Ng
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Through wafer via hole connection has found applications in photonic and microelectronic devices. Such vias provide higher packing densities, improved gain and simplified device layout. In this paper, reactive ion etching of GaAs via hold has been systematically studied using CCl2F2 as the reactive gas. The effects of process pressure and r.f. power on the etch rate and the resultant etch profiles have been investigated. It was found that the etch rate increased linearly with the increase of process pressure for values below 50 mTorr. The process pressure had a significant influence on the etch profiles. At low process pressure, anisotropic profiles were observed. The etch rate increased as the r.f. power was increased due to the increased excitation of reactive species as well as higher ion energies and improved sputter desorption of the etch products. Reproducible, and good etch profiles with etch rate as high as 1.55 micrometers /min. could be obtained at a process pressure and r.f. power of 50 mTorr and 150 W, respectively. Devices have been successfully fabricated which employed the via hole process developed in this study. The via hole connections for the grounding were found to be working very well as confirmed by DC measurements.

Paper Details

Date Published: 3 June 2002
PDF: 8 pages
Proc. SPIE 4652, Optoelectronic Interconnects, Integrated Circuits, and Packaging, (3 June 2002); doi: 10.1117/12.469559
Show Author Affiliations
Yuwen Chen, Nanyang Technological Univ. (Singapore)
Chee Leong Tan, Nanyang Technological Univ. (Singapore)
Boon Siew Ooi, Nanyang Technological Univ. (Singapore)
Kaladhar Radhakrishnan, Nanyang Technological Univ. (Singapore)
Geok Ing Ng, Nanyang Technological Univ. (Singapore)

Published in SPIE Proceedings Vol. 4652:
Optoelectronic Interconnects, Integrated Circuits, and Packaging
Louay A. Eldada; John R. Rowlette Sr.; Randy A. Heyler; Randy A. Heyler; John R. Rowlette Sr., Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?