Share Email Print

Proceedings Paper

Fast full-chip MEEF simulations for mask and wafer metrology
Author(s): Chi-Ming Tsai; Hua-Yu Liu; Armen Kroyan; Ning-Chuan Shen; Yao-Ting Wang
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Simulation-based techniques assisted mask and wafer metrology and inspection have become increasingly important with the growth of the sub-wavelength gap in optical photolithography. This paper describes a method for full-chip layout verification based on fast calculation of the mask error enhancement factor (MEEF). Because of the significant amount of MEEF computations necessary for large layouts, we discuss a methodology that takes advantage of distributed computing environment to significantly shorten the total run time. Additionally, MEEF calculations can be selectively reduced to layout locations that meet specific criteria, which allows to not only reduce the overall simulation time, but also to decrease the output data volume transferred to the mask inspection equipment. After MEEF is calculated, a SQL database is used to generate a summary report and to efficiently locate high-MEEF areas, which could be sent in a form marker files to metrology tools.

Paper Details

Date Published: 27 December 2002
PDF: 9 pages
Proc. SPIE 4889, 22nd Annual BACUS Symposium on Photomask Technology, (27 December 2002); doi: 10.1117/12.467851
Show Author Affiliations
Chi-Ming Tsai, Numerical Technologies, Inc. (United States)
Hua-Yu Liu, Numerical Technologies, Inc. (United States)
Armen Kroyan, Numerical Technologies, Inc. (United States)
Ning-Chuan Shen, Numerical Technologies, Inc. (United States)
Yao-Ting Wang, Numerical Technologies, Inc. (United States)

Published in SPIE Proceedings Vol. 4889:
22nd Annual BACUS Symposium on Photomask Technology
Brian J. Grenon; Kurt R. Kimmel, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?