Share Email Print

Proceedings Paper

Correction of geometric image distortion using FPGAs
Author(s): David Eadie; Fergal P. Shevlin; Andy Nisbet
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Many image processing systems have real-time performance constraints. Systems implemented on general purpose processors maximize performance by keeping busy the small fixed number of available functional units such as adders and multipliers. In this paper we investigate the use of programmable logic devices to accelerate the execution of an application. Field Programmable Gate Arrays (FPGAs) can be programmed to generate application specific logic that alters the balance and type(s) of functional units to match application characteristics. In this paper we introduce a correction of geometric image distortion application. Real number support is a requirement in most image processing applications. We examine the suitability of fixed point, floating-point and logarithmic number systems for an FPGA implementation of this image processing application. Performance results are presented in terms of: (1) execution time, and (2) FPGA logic resource requirements.

Paper Details

Date Published: 19 March 2003
PDF: 10 pages
Proc. SPIE 4877, Opto-Ireland 2002: Optical Metrology, Imaging, and Machine Vision, (19 March 2003); doi: 10.1117/12.463765
Show Author Affiliations
David Eadie, Trinity College Dublin (Ireland)
Fergal P. Shevlin, Trinity College Dublin (Ireland)
Andy Nisbet, Trinity College Dublin (Ireland)

Published in SPIE Proceedings Vol. 4877:
Opto-Ireland 2002: Optical Metrology, Imaging, and Machine Vision
Andrew Shearer; Fionn D. Murtagh; James Mahon; Paul F. Whelan, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?