Share Email Print

Proceedings Paper

High-level parallel architecture for a rule-based system
Author(s): Ramesh K. Karne; Arun K. Sood
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

A parallel architecture for rule-based systems is generally based on techniques that reduce the execution time of a production cycle, match- select-act cycle. With these techniques, speedups in rule-based systems are limited to tenfold. We investigate a new approach to achieve higher speedups by developing a computer architecture that exploits parallelism at much higher levels. This high-level parallel architecture is based on a semantic network representation and message passing. This architecture closes the semantic-gap that exists between the application and its implementation and yields higher speedups. To demonstrate our approach, we have chosen the VLSI architecture simulation application which has inherent parallelism and demands large execution times on conventional computers. We performed functional simulations for two applications and measured close to linear speedups. In this paper, we present the applications, knowledge representation scheme, architecture suitable for this set of applications, and speedup measurements.

Paper Details

Date Published: 1 March 1991
PDF: 12 pages
Proc. SPIE 1468, Applications of Artificial Intelligence IX, (1 March 1991); doi: 10.1117/12.45532
Show Author Affiliations
Ramesh K. Karne, IBM Corp. (United States)
Arun K. Sood, George Mason Univ. (United States)

Published in SPIE Proceedings Vol. 1468:
Applications of Artificial Intelligence IX
Mohan M. Trivedi, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?