Share Email Print

Proceedings Paper

Achieving high performances at lower cost for real-time image rotation by using dynamic reconfiguration
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

FPGA components are widely used today to perform various algorithms (digital filtering) in real time. The emergence of Dynamically Reconfigurable (DR) FPGAs made it possible to reduce the number of necessary resources to carry out an image processing application (tasks chain). We present in this article an image processing application (image rotation) that exploits the FPGA's dynamic reconfiguration feature. A comparison is undertaken between the dynamic and static reconfiguration by using two criteria, cost and performance criteria. For the sake of testing the validity of our approach in terms of Algorithm and Architecture Adequacy , we realized an AT40K40 based board ARDOISE.

Paper Details

Date Published: 20 November 2001
PDF: 6 pages
Proc. SPIE 4474, Advanced Signal Processing Algorithms, Architectures, and Implementations XI, (20 November 2001); doi: 10.1117/12.448648
Show Author Affiliations
El-Bay Bourennane, Univ. of Burgundy (France)
Claude Milan, Univ. of Burgundy (France)
Michel Paindavoine, Univ. of Burgundy (France)
Sophie Bouchoux, Univ. of Burgundy (France)

Published in SPIE Proceedings Vol. 4474:
Advanced Signal Processing Algorithms, Architectures, and Implementations XI
Franklin T. Luk, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?