Share Email Print

Proceedings Paper

Features of sorting memory realization
Author(s): T. Martunyuk; T. Vasilyeva; V. A. Suprigan; M. Al-Heyari
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

It is offered concept of the building high-performance linear- algebraic optoelectronic spatial processor for parallel processing the matrixes in system of the analysis of the scenes. The Processor realizes the arithmetic-logical operations of the parallel processing the matrixes, day set bit plane, as well as on their base scaling, tumbling, separation sidebar images. Happen to the results of the basic researches of the parallel mathematical models to organizations of the computing processes, algorithm and structures for algebraic adding, multiplying, division, matrix inversion. Their particularity there is removing the restrictions on dimensionality of the processed matrixes. They are evaluated main parameters proposed optoelectronic processor marketed on SEED-instrument. The Supposed level to capacity under digital accuracy of the calculations is found at a rate of 103 MFLOP.

Paper Details

Date Published: 12 June 2001
PDF: 3 pages
Proc. SPIE 4425, Selected Papers from the International Conference on Optoelectronic Information Technologies, (12 June 2001); doi: 10.1117/12.429701
Show Author Affiliations
T. Martunyuk, Vinnytsia State Technical Univ. (Ukraine)
T. Vasilyeva, Vinnytsia State Technical Univ. (Ukraine)
V. A. Suprigan, Vinnytsia State Technical Univ. (Ukraine)
M. Al-Heyari, Vinnytsia State Technical Univ. (Ukraine)

Published in SPIE Proceedings Vol. 4425:
Selected Papers from the International Conference on Optoelectronic Information Technologies
Sergey V. Svechnikov; Volodymyr P. Kojemiako; Sergey A. Kostyukevych, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?