Share Email Print

Proceedings Paper

0.12-um logic process using a 248-nm step-and-scan system
Author(s): Daniel Claire Baker; Tammy Zheng; Clifford H. Takemoto; Satyendra S. Sethi; Calvin Gabriel; Gregory S. Scott
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Through the use of an optimized 248 nm optical lithography process and an in-situ resist trimming step developed as part of the gate layer etch, we have been able to fabricate 0.12 micron logic gates with acceptable manufacturing process latitudes. The resist trimming step is performed just prior to etching the SiON anti-reflective coating layer. Because the trimming step is done in-situ as part of the gate etch process, the impact on throughput is minimal. The resist trimming process allows the printing of features larger than the target width, increasing the photolithography process latitude by allowing the process to be run at the most optimal conditions. The trimming step also reduces the line edge roughness which is commonly seen for many chemically amplified photoresists. Photolithography process latitudes with and without trimming are compared for on-wafer dimensions of 0.15 and 0.12 micron. The effect of the trimming step on intrawafer critical dimension control is quantified, and electrical performance of the transistors is presented. The extendibility of this technique for 0.10 micron features is presented. Empirical results are compared to PROLITH simulations, and results of a feasibility study for 193 nm lithography are included.

Paper Details

Date Published: 23 June 2000
PDF: 11 pages
Proc. SPIE 3999, Advances in Resist Technology and Processing XVII, (23 June 2000); doi: 10.1117/12.388313
Show Author Affiliations
Daniel Claire Baker, Philips Semiconductor (United States)
Tammy Zheng, Philips Semiconductor (United States)
Clifford H. Takemoto, Philips Semiconductor (United States)
Satyendra S. Sethi, Philips Semiconductor (United States)
Calvin Gabriel, Philips Semiconductor (United States)
Gregory S. Scott, Philips Semiconductor (United States)

Published in SPIE Proceedings Vol. 3999:
Advances in Resist Technology and Processing XVII
Francis M. Houlihan, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?