Share Email Print

Proceedings Paper

Development and integration of a new metal structuring process for 256 MDRAMs
Author(s): Wolfgang Leiberg; E. Lueken; Sven Schmidbauer; Mirko Vogt; Lothar Bauch; P. Moll; V. Polei; J. Bachmann
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

The reduction of chip size by using the stitched word line architecture for the 256 M DRAM design demands a maximum metal sheet resistance of 140 mOhm/sq. To meet this requirement a metal thickness of 380 nm is necessary. Our investigations showed that the lithographic as well as the process window of the metal etch process are significantly widened by using a hardmask for the metal etch. The hardmask deposition doesn't have any detrimental effect on the metal film. Both processes, the mask open etch and the metal etch, can be used to adjust the final metal dimension. The key for saving a high metal short yield is the clean after mask open etch. Because of the absence of resist during the metal etch, the formation of polymer rails along the metal lines is suppressed and the post metal etch clean is no longer necessary. The new metal etch process was checked within volume production of the 64 M DRAM without any yield loss. In addition, several reliability investigations don't show any problems. This hardmask metal etch process has, because of the low resist thickness, a large potential for further shrinking.

Paper Details

Date Published: 11 August 1999
PDF: 8 pages
Proc. SPIE 3883, Multilevel Interconnect Technology III, (11 August 1999); doi: 10.1117/12.360576
Show Author Affiliations
Wolfgang Leiberg, Infineon Technologies AG (Germany)
E. Lueken, Infineon Technologies AG (Germany)
Sven Schmidbauer, Infineon Technologies AG (Germany)
Mirko Vogt, Infineon Technologies AG (Germany)
Lothar Bauch, Infineon Technologies AG (Germany)
P. Moll, Infineon Technologies AG (Germany)
V. Polei, Infineon Technologies AG (Germany)
J. Bachmann, Infineon Technologies AG (Germany)

Published in SPIE Proceedings Vol. 3883:
Multilevel Interconnect Technology III
Mart Graef; Divyesh N. Patel, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?