Share Email Print

Proceedings Paper

Fixed-point multiplier evaluation and design with FPGA
Author(s): William W.H. Yu; Shanzhen Xing
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

The hardware implementation of fixed-point multiplication has become a standard feature in almost all processors and computing systems. Though many researchers have studied various multiplication techniques for ASIC technology, the same techniques may not yield the same performance for FPGA- based multipliers. In this paper, we investigate the costs and speed performances associated with various multiplication techniques implemented on a single XC4010PQ160-5 device. The investigation reveals the significant performance influencing factors for effective design of FPGA-based multipliers. Based on the understanding of the revealed performance influencing factors, we propose a parallel multiplication technique appropriate for FPGA implementations. The implementation results demonstrate that the proposed technique is valid and effective. This paper offers useful references for FPGA-based computing unit designs, and provides an important groundwork for effective design and development of FPGA-based computing systems.

Paper Details

Date Published: 26 August 1999
PDF: 9 pages
Proc. SPIE 3844, Reconfigurable Technology: FPGAs for Computing and Applications, (26 August 1999);
Show Author Affiliations
William W.H. Yu, Univ. of Hong Kong (Hong Kong)
Shanzhen Xing, Univ. of Hong Kong (Hong Kong)

Published in SPIE Proceedings Vol. 3844:
Reconfigurable Technology: FPGAs for Computing and Applications
John Schewel; Peter M. Athanas; Steven A. Guccione; Stefan Ludwig; John T. McHenry, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?