Share Email Print

Proceedings Paper

Parallel architecture for real-time video communications
Author(s): Luis A. S. V. de Sa; Vitor Mendes Silva; Fernando Perdigao; Sergio Faria; Pedro Assuncao
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

A video codec based on several parallel digital signal processors is described. The digital signal processors (DSPs) can be easily programmed to implement the H.261 algorithm and are organized as a single instruction multiple data (SIMD) computing architecture. Both the encoder and the decoder divide a picture in regions of horizontal strips and use one local processor per region. These local processors code (decode) one horizontal strip of data which, using the terminology of the H.261 standard, corresponds to two group of blocks (GOBs). They also communicate to a central processor which multiplexes (demultiplexes) the coded data from (for) the processors in the encoder (decoder). In the case of the encoder the central processor also controls a data buffer for bit-rate adaptation. Lateral communication between adjacent processors is implemented to allow comparisons between blocks situated in neighbouring regions, as required by most motion estimation algorithms.

Paper Details

Date Published: 1 September 1990
PDF: 8 pages
Proc. SPIE 1360, Visual Communications and Image Processing '90: Fifth in a Series, (1 September 1990); doi: 10.1117/12.35126
Show Author Affiliations
Luis A. S. V. de Sa, Univ. of Coimbra (Portugal)
Vitor Mendes Silva, Univ. of Coimbra (Portugal)
Fernando Perdigao, Univ. of Coimbra (Portugal)
Sergio Faria, Univ. of Coimbra (Portugal)
Pedro Assuncao, Univ. of Coimbra (Portugal)

Published in SPIE Proceedings Vol. 1360:
Visual Communications and Image Processing '90: Fifth in a Series
Murat Kunt, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?