Share Email Print

Proceedings Paper

Packed binary representations for fast motion estimation on general-purpose architectures
Author(s): Sriram Sethuraman; Ravi Krishnamurthy
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Reduced representations have been used to decrease the memory bandwidth requirements of fast motion estimation schemes. Usually, this is achieved on special-purpose architectures that exploit the reduced representations to do several distortion calculations in parallel. In this paper, we present a generic fast implementation that its suitable for various general-purpose architectures. The algorithm uses a novel data structure that is based on packing and 'overlapping' the reduced representation data into the native word size of the processor. Efficient motion estimation schemes to minimize the memory bandwidth between the processor and cache by exploiting this data structure are developed. These schemes can be tailored with ease to suit different general-purpose processors and media processors.

Paper Details

Date Published: 28 December 1998
PDF: 9 pages
Proc. SPIE 3653, Visual Communications and Image Processing '99, (28 December 1998); doi: 10.1117/12.334691
Show Author Affiliations
Sriram Sethuraman, Sarnoff Corp. (United States)
Ravi Krishnamurthy, Sarnoff Corp. (United States)

Published in SPIE Proceedings Vol. 3653:
Visual Communications and Image Processing '99
Kiyoharu Aizawa; Robert L. Stevenson; Ya-Qin Zhang, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?