Share Email Print
cover

Proceedings Paper

Real-time image rotation using B-spline interpolation on FPGA's board
Author(s): Cyril Berthaud; El-Bay Bourennane; Michel Paindavoine; Claude Milan
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

The aim of our work is to realize the implementation of a real-time high-quality image rotation on FPGA's board. The method we used is based on M. Unser's work and consists in applying a B-spline interpolator. The difficulty of this problem is due to the relatively weak integration capacity of FPGAs. To solve this problem we have searched for determining the minimum number of bits to code the filter while keeping a good accuracy of filtering output. In this article, we remind a few definitions about B-spline functions and we present how we use B- spline interpolation for the image rotation problem. Then, we describe the way we calculate probability density function of the output error in order to determine the filter data coding.

Paper Details

Date Published: 2 October 1998
PDF: 8 pages
Proc. SPIE 3461, Advanced Signal Processing Algorithms, Architectures, and Implementations VIII, (2 October 1998); doi: 10.1117/12.325711
Show Author Affiliations
Cyril Berthaud, Univ. of Burgundy (France)
El-Bay Bourennane, Univ. of Burgundy (France)
Michel Paindavoine, Univ. of Burgundy (France)
Claude Milan, Univ. of Burgundy (France)


Published in SPIE Proceedings Vol. 3461:
Advanced Signal Processing Algorithms, Architectures, and Implementations VIII
Franklin T. Luk, Editor(s)

© SPIE. Terms of Use
Back to Top
PREMIUM CONTENT
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?
close_icon_gray