Share Email Print

Proceedings Paper

SGI parallel technology for graphics and visualization
Author(s): Sergio E. Zarantonello; Mimi Celis
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

This paper gives an overview of developments at Silicon Graphics in the areas of scalable multiprocessing and visualization. These developments are grounded in a scalable, shared memory architecture that allows a high degree of modularity and enormous flexibility of configuration. The first implementations of this architecture include graphics supercomputers with multiple processors and multiple graphics subsystems, that enable parallelism at all levels, including parallelism applied to single graphics tasks. We first describe this architecture and then discuss the characteristics of its first generation implementations.

Paper Details

Date Published: 19 September 1997
PDF: 10 pages
Proc. SPIE 3166, Parallel and Distributed Methods for Image Processing, (19 September 1997); doi: 10.1117/12.279612
Show Author Affiliations
Sergio E. Zarantonello, Silicon Graphics Inc. (United States)
Mimi Celis, Silicon Graphics Inc. (United States)

Published in SPIE Proceedings Vol. 3166:
Parallel and Distributed Methods for Image Processing
Hongchi Shi; Patrick C. Coffield, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?