Share Email Print

Proceedings Paper

1.55-um optical phase-locked loop operation with large loop delays and monolithically integrated p-i-n/HBT photoreceivers
Author(s): Peter G. Goetz; Heribert Eisele; Kao-Chih Syao; Pallab Bhattacharya
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

The optical phase-locked loop (OPLL) provides a method of generating channel offsets for use in dense wavelength division multiplexed (WDM) systems. The development of monolithically integrated OPLLs will make their widespread application more feasible. Typical approaches to making hybrid OPLLs use either very narrow linewidth lasers or reduce the loop delay as much as possible. The use of semiconductor lasers with their moderately large linewidths has encouraged the development of very compact but inflexible loop designs. Previous designs using semiconductor lasers have avoided the use of fiber couplers to minimize loop delay. A hybrid, fiber-based system allows design, layout, and testing flexibility which is necessary in a test bed for the development of components for an integrated OPLL. In spite of the large loop delay that comes from using fiber components, we demonstrate that phase- locking can be achieved using semiconductor lasers of moderate linewidths and fiber components. We achieved a very wide hold-in range of 1.558 GHz and possible locking frequencies ranging from 100 to 20.75 GHz, both of which are among the best reported values. As the first step towards integration, a monolithically integrated p-i-n/HBT photoreceiver was successfully employed in the test bed.

Paper Details

Date Published: 22 January 1997
PDF: 7 pages
Proc. SPIE 3006, Optoelectronic Integrated Circuits, (22 January 1997); doi: 10.1117/12.264223
Show Author Affiliations
Peter G. Goetz, Univ. of Michigan (United States)
Heribert Eisele, Univ. of Michigan (United States)
Kao-Chih Syao, Univ. of Michigan (United States)
Pallab Bhattacharya, Univ. of Michigan (United States)

Published in SPIE Proceedings Vol. 3006:
Optoelectronic Integrated Circuits
Yoon-Soo Park; Ramu V. Ramaswamy, Editor(s)

© SPIE. Terms of Use
Back to Top